Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1997-06-13
1999-03-09
Hoang, Huan
Static information storage and retrieval
Addressing
Plural blocks or banks
365203, 365233, G11C 800
Patent
active
058810161
ABSTRACT:
The display controller of the present invention reduces power consumption by suppressing clock signals to a display memory (comprising SGRAM or SDRAM) between screen refreshes and memory accesses. The present invention takes advantage of power-down modes provided for SGRAM and/or SDRAM memories which are used in the prior art to place a memory in an active suspend mode. Further energy savings are realized and memory bandwidth increased when using a display memory comprising two banks. When one bank of memory is being accessed, the other bank of memory is precharged and activated. Succeeding pages of memory are placed in alternate banks of display memory. Thus, then data is to be accessed from a next page of memory, the corresponding bank is already charged and ready to be accessed.
REFERENCES:
patent: 5214610 (1993-05-01), Houston
patent: 5276652 (1994-01-01), Anami
patent: 5323350 (1994-06-01), McLaury
patent: 5365487 (1994-11-01), Patel et al.
patent: 5384747 (1995-01-01), Clohset
patent: 5388265 (1995-02-01), Volk
patent: 5430683 (1995-07-01), Hardin et al.
patent: 5438548 (1995-08-01), Houston
patent: 5442588 (1995-08-01), Runas
patent: 5473572 (1995-12-01), Margeson, III
patent: 5485625 (1996-01-01), Gumkowski
patent: 5493535 (1996-02-01), Cho
patent: 5495444 (1996-02-01), Okubo et al.
patent: 5502689 (1996-03-01), Peterson et al.
patent: 5506810 (1996-04-01), Runas
patent: 5528552 (1996-06-01), Kamisaki
patent: 5530392 (1996-06-01), Runas et al.
patent: 5530676 (1996-06-01), Sullivan et al.
patent: 5539428 (1996-07-01), Bril et al.
patent: 5539696 (1996-07-01), Patel
patent: 5560020 (1996-09-01), Nakatani et al.
patent: 5737563 (1998-04-01), Shigeeda
patent: 5745428 (1998-04-01), Rao
patent: 5748560 (1998-05-01), Sawada
Hitachi, HM5283206 Series, 131, 072-wordX32-bitX2-bank Synchronous Graphic RAM, ADE-203-223A(Z), Rev. 1.0, pp. 1 -79, Hitachi America, Ltd., May 30, 1996.
Samsung Graphic Memory Databook, Publication 1130-6011, pp. 179 -226, Jan. 1996.
Bindlish Rakesh
Kenkare Sagar Waman
Partani Dwarka
Bell Robert P.
Cirrus Logic Inc.
Hoang Huan
Shaw Steven A.
LandOfFree
Method and apparatus for optimizing power consumption and memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for optimizing power consumption and memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for optimizing power consumption and memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1328184