Method and apparatus for optimizing PCI interrupt binding and as

Details Method and apparatus for optimizing PCI interrupt binding and as Method and apparatus for optimizing PCI interrupt binding and as

1995-11-27

1998-06-09

Sheikh, Ayaz R.

395735, 395868, G06F 1324

Patent

active

057649960

ABSTRACT:
An apparatus and method of implementing an enhanced PCI interrupt controller which accommodates the industry standard wire-or functionality. With such an arrangement a method and apparatus to identify a source of a PCI interrupt without the need for polling is implemented with a register-based architecture and staged initiator decode. The invention implements both the default industry standard and a non-polled (interrupt accelerator) mode.

REFERENCES:
patent: 3611305 (1971-10-01), Greenspan et al.
patent: 3719930 (1973-03-01), Horoshima
patent: 4519028 (1985-05-01), Olsen et al.
patent: 4908745 (1990-03-01), Ichiyasu et al.
patent: 5146595 (1992-09-01), Fujiyama et al.
patent: 5317747 (1994-05-01), Mochida et al.
patent: 5519872 (1996-05-01), Khandekar et al.
patent: 5530875 (1996-06-01), Wach
patent: 5542076 (1996-07-01), Benson et al.
"PCI Local Bus, PCI BIOS Specification", Jul. 20, 1993, Rev. 2.0.
"PCI-ISA Card Edge Connector, Proposal for Single Board Computer (SBC)", Rev. 2.0, Rev. Date: Oct. 10, 1994.
"PCI-PCI Bridge Board Edge Connector, Proposal for Single Board Computer (SBC)", Rev. 0.1, Rev. Date: Jan. 2, 1995.

Affiliated with

Also associated with

Rating

Method and apparatus for optimizing PCI interrupt binding and as does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for optimizing PCI interrupt binding and as, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for optimizing PCI interrupt binding and as will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2213990