Boots – shoes – and leggings
Patent
1988-07-20
1990-01-30
Zache, Raulfe B.
Boots, shoes, and leggings
364228, 3642283, 364229, 3642291, 36423221, 3642408, 3642409, G06F 1516
Patent
active
048977799
ABSTRACT:
A protocol for transferring instructions between asynchronous processors in a computer system is provided. Each instruction transfer requires the transfer of an opcode and a variable number of operands. The transfer is accomplished via a bus which interconnects the processors. The opcode and operands are assembled in a buffer in the sending processor and then transferred to the receiving processor in reverse order, i.e., operands first and opcode last. The receiving processor does not acknowledge any of the transfers until it receives the opcode which is always sent last. Upon receipt of the opcode, the receiving processor knows the instruction transfer is complete and sends the acknowledge signal immediately thereafter.
REFERENCES:
patent: 4346437 (1982-08-01), Blahut et al.
patent: 4562533 (1985-12-01), Hodel et al.
"80387SX 80-Bit Numeric Processor Extension", Data Sheet Published by Intel Corporation, May 1988, pp. 1 and 16-26.
James P. Gray, "Line Control Procedures", Proceedings of the IEEE, vol. 60, pp. 1301-1312, Nov. 1972.
Mishra, "The VAX 8800 Microarchitecture", Digital Technical Journal, Feb. 1987, pp. 20-33.
Dickson Robert
Durdan W. Hugh
Uhler George M.
Digital Equipment Corporation
Zache Raulfe B.
LandOfFree
Method and apparatus for optimizing inter-processor instruction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for optimizing inter-processor instruction , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for optimizing inter-processor instruction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1927341