Patent
1997-09-05
2000-03-14
Teska, Kevin J.
39550008, 39550011, G06F 1500
Patent
active
060383828
ABSTRACT:
When deciding on cell allocation, the existing cut position is searched for using an existing cut position deciding module. The balance of the existing cuts is incorporated into its restriction requirements using a restriction requirements judging module and the Min-cut method. When deciding on the cell allocation, a cost function calculating module uses such a cost function as to reduce the resulting cost when the existing cuts are balanced using the existing cut position, which has been obtained using the existing cut position deciding module. Then the Min-cut method based on this cost function is executed.
REFERENCES:
patent: 5341308 (1994-08-01), Mendel
patent: 5513124 (1996-04-01), Trimberger et al.
patent: 5798936 (1998-08-01), Cheng
patent: 5838585 (1998-11-01), Scepanovic et al.
patent: 5930499 (1999-06-01), Chen et al.
Tan et al. "An Efficient Multi-Way Algorithm for Balanced Partitioning of VLSI Circuits," 1997 IEEE International Conference on Computer Design: VLSI in Computers and Processors, Oct. 12-15, 1997, p.608-613.
Mayrhofer and Lauther "Congestion-Driven Placement Using a New Multi-Partitioning Heuristic," 1990 International Conference on Computer-Aided Design, Nov. 11-15, 1990, p.332-335.
Yang and Wong "Efficient Flow Based Min-Cut Balanced Partitioning," IEEE/ACM International Conference on Computer-Aided Design, Nov. 6-10, 1994, p. 50-55.
Yang, Hannah Honghua and D.F. Wong "Efficient Network Flow Based Min-Cut Balanced Partitioning," IEEE, 1996.
Hoffmann, Achim G. "Towards Optimizing Global MinCut Partitioning," IEEE, 1991.
Bhandari, Inderpal and Mark Hirsch and Daniel Slewlorek "The Min-Cut Shuffle: Toward a Solution for the Global Effect Problem of Min-Cut Placement," 25th ACM/IEEE Design Automation Conference, 1988.
Kawaguchi, Kenichi and Chie Iwasaki and Michiaki Muraoka "A RTL Partitioning Method with a Fast Min-Cut Improvement Algorithm," Design Automation Conference '97.
N. Sherwani, "Algorithms for VLSI Physical Design Automation Second Edition", pp. 258-262 (1995).
Fujitsu Limited
Pruessner Marcel
Teska Kevin J.
LandOfFree
Method and apparatus for optimizing cell allocation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for optimizing cell allocation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for optimizing cell allocation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-177406