Method and apparatus for optimizing a logic network

Details Method and apparatus for optimizing a logic network Method and apparatus for optimizing a logic network

1991-08-02

1994-01-25

Trans, Vincent N.

Boots, shoes, and leggings

364488, G06F 1560

Patent

active

052821471

ABSTRACT:
A system for optimizing a logic network including expressing the logic network as an original graph having vertices, edges which connect the vertices and which represent connections in the logic network, and inversion markings for representing inverters in the logic network; determining a fundamental cycle(s) in the original graph; sorting the determined fundamental cycle(s) according to its parity; forming a final graph by processing the fundamental cycle(s) so as to optimize inverter placement therein while maintaining the parity thereof; comparing the inversion markings of the original and final graphs to determine a set of transformation locations in the logic network; and re-configuring the logic network in accordance with the determined transformation locations.

REFERENCES:
patent: 4566064 (1986-01-01), Whitaker
patent: 4636966 (1987-01-01), Yamada et al.
patent: 4700316 (1987-10-01), Nair
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4916627 (1990-04-01), Hathaway
patent: 5003487 (1991-03-01), Drumm et al
patent: 5029102 (1991-07-01), Drumm et al.
patent: 5197015 (1993-03-01), Hartoog et al.
patent: 5200907 (1993-04-01), Tran

Affiliated with

Also associated with

Rating

Method and apparatus for optimizing a logic network does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for optimizing a logic network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for optimizing a logic network will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-732904