Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2011-08-16
2011-08-16
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S147000
Reexamination Certificate
active
07999583
ABSTRACT:
An apparatus includes a phase-locked loop (PLL) circuit including a phase-frequency detector configured to output phase error signals. A phase error monitor circuit is configured to determine instantaneous peak phase error by logically combining the phase error signals and comparing pulse widths of the logically combined phase error signals to a programmable delay time at each reference clock cycle to determine instantaneous phase error change. A storage element is configured to store the instantaneous phase error change.
REFERENCES:
patent: 6373305 (2002-04-01), Stine
patent: 6563448 (2003-05-01), Fontaine
patent: 6636092 (2003-10-01), Stine
patent: 6714083 (2004-03-01), Ishibashi
patent: 7064617 (2006-06-01), Hein et al.
patent: 7436227 (2008-10-01), Thomsen et al.
patent: 7511543 (2009-03-01), Friedman et al.
patent: 7696798 (2010-04-01), Pendurkar
patent: 7764134 (2010-07-01), Fu et al.
patent: 7778610 (2010-08-01), Staszewski et al.
patent: 2004/0146101 (2004-07-01), Pearce
patent: 2004/0160874 (2004-08-01), Hwang et al.
patent: 2004/0232995 (2004-11-01), Thomsen et al.
patent: 2005/0001661 (2005-01-01), Regev
patent: 2005/0151593 (2005-07-01), Chen
patent: 2006/0056561 (2006-03-01), Zhang
patent: 2006/0267695 (2006-11-01), Keating
patent: 2009/0302905 (2009-12-01), Rhee et al.
patent: 2009/0302906 (2009-12-01), Rhee et al.
patent: 2010/0007391 (2010-01-01), Mehas et al.
patent: 2010/0097110 (2010-04-01), Kearney et al.
patent: 2010/0164562 (2010-07-01), Tseng et al.
patent: 2010/0171527 (2010-07-01), Maeda
patent: 2010/0171535 (2010-07-01), Shanan
patent: 20040027350 (2004-04-01), None
Shiro Dosho et al., “A Background Optimization Method for PLL by Measuring Phase Jitter Performance”, IEEE Journal of Solid-State Circuits, vol. 40, No. 4, Apr. 2005; pp. 941-950.
Phillip J. Reste, et al., “Timing Uncertainty Measurements on the Power5 Microprocessor”ISSCC 2004/Session 19/ Clock Generation and Distribution/19.7; IEEE International Solid-State Circuits Conference; 2004; B pages.
Friedman Daniel J.
Rhee Woogeun
Donovan Lincoln
Dougherty, Esq. Anne V.
Houston Adam D
International Business Machines - Corporation
Tutunjian & Bitetto, P.C.
LandOfFree
Method and apparatus for on-chip phase error measurement to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for on-chip phase error measurement to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for on-chip phase error measurement to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2714341