Method and apparatus for observing internal memory-mapped regist

Details Method and apparatus for observing internal memory-mapped regist Method and apparatus for observing internal memory-mapped regist

1991-08-22

1993-05-18

Fleming, Michael R.

Boots, shoes, and leggings

395325, 395725, 3642315, 3642383, 3642711, 364DIG1, 36492693, 36492798, 3649423, 364DIG2, G06F 1300

Patent

active

052127753

ABSTRACT:
A method and apparatus for observing the contents on internal memory-mapped registers of controllers and co-processors which have been integrated on-chip with a central processing unit ("CPU"). The CPU asserts a first signal when access to internal memory is requested and deactivates a second signal which would normally allow simultaneous access to both internal and external memory locations. In this way, the contents of internal memory may be observed in real time.

REFERENCES:
patent: 4257095 (1981-03-01), Nadir
patent: 4535404 (1985-08-01), Shenk
patent: 4564900 (1986-01-01), Smitt
patent: 4575816 (1986-03-01), Hendrickson et al.
patent: 4674089 (1987-06-01), Poret et al.
patent: 4766536 (1988-08-01), Wilson, Jr. et al.
patent: 4809217 (1989-02-01), Floro et al.
patent: 4814977 (1989-03-01), Buonomo et al.
patent: 4924427 (1990-05-01), Savage et al.
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4987529 (1991-01-01), Craft et al.

Affiliated with

Also associated with

Rating

Method and apparatus for observing internal memory-mapped regist does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for observing internal memory-mapped regist, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for observing internal memory-mapped regist will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-809820