Method and apparatus for multiple row caches per bank

Details Method and apparatus for multiple row caches per bank Method and apparatus for multiple row caches per bank

2006-01-24

2006-01-24

Tran, Michael (Department: 2827)

Static information storage and retrieval

Addressing

Plural blocks or banks

C365S198000

Reexamination Certificate

active

06990036

ABSTRACT:
Provision and use of sets of isolators to enable the caching of the contents of at least one row of memory cells within a subarray of a bank of a memory device by a row of sense amplifiers associated with the subarray to enable faster access to write the data directed to at least one row through a write operation causing the data to written to the row of sense amplifiers versus from the row of memory cells, directly, and to store an indication that the data cached by the row of sense amplifiers is dirty.

REFERENCES:
patent: 4608666 (1986-08-01), Uchida
patent: 4817054 (1989-03-01), Banerjee et al.
patent: 5404331 (1995-04-01), McClure
patent: 5586294 (1996-12-01), Goodwin et al.
patent: 5703810 (1997-12-01), Nagy
patent: 5748554 (1998-05-01), Barth et al.
patent: 6178479 (2001-01-01), Vishin
patent: 6199142 (2001-03-01), Saulsbury et al.
patent: RE37409 (2001-10-01), Barth et al.
patent: 6330636 (2001-12-01), Bondurant et al.
patent: 6850438 (2005-02-01), Lee et al.
patent: 0 463 617 (1992-01-01), None
patent: 0 704 847 (1996-04-01), None
patent: PCT/US2004/043672 (2005-04-01), None
Katsumi Dosaka et al., “A 100-MHz 4-Mb Cache DRAM with Fast Copy-Back Scheme”, IEEE Journal of Solid-State Circuits, vol. 27, No. 11, Nov. 1992, XP 000320439, pp. 1534-1538.

Affiliated with

Also associated with

Rating

Method and apparatus for multiple row caches per bank does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for multiple row caches per bank, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for multiple row caches per bank will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3527589