Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit
Patent
1997-12-01
2000-10-10
Chauhan, Ulka J.
Computer graphics processing and selective visual display system
Computer graphic processing system
Integrated circuit
345521, 345513, 345430, 711122, G06T 1140, G06F 1300
Patent
active
061306800
ABSTRACT:
A computer graphics system for caching textures includes an L3 memory, an L2 cache, and an L1 cache for storing such textures and also includes a graphics accelerator (GA) for mapping these stored textures onto primitives for graphics display. The L3 memory, which has the largest capacity also has the slowest retrieval speed, while the L1 cache has the smallest capacity and the quickest retrieval speed. The textures are divided into a plurality of L2 texture blocks and each L2 texture block is subdivided into a plurality of L1 sub-blocks. During its rendering process, the GA searches the L1 cache for a particular L1 sub-block that is to be applied to a primitive. If such L1 sub-block is stored within the L1 cache, the GA will extract the desired texels (i.e., texture pixels) from the L1 sub-block and apply such texels to the primitive. If the L1 sub-block is not located in the L1 cache, the GA will search the L2 cache for the L1 sub-block. If it is found in the L2 cache, the GA will load the L1 sub-block to the L1 cache. However, if the L1 sub-block is not found within the L2 cache, the GA will load the L1 sub-block from the L3 memory to both the L1 and L2 caches. Advantageously, when the GA requires such L1 sub-block again, the GA will have a speedier access to the L1 sub-block via the L1 and L2 caches.
REFERENCES:
patent: 5801708 (1998-09-01), Alcorn et al.
patent: 5828382 (1998-10-01), Wilde
patent: 5829025 (1998-10-01), Mittal
patent: 5829027 (1998-10-01), Goodrum
patent: 5831640 (1998-11-01), Wang et al.
patent: 5844576 (1998-12-01), Wilde et al.
patent: 5905509 (1999-05-01), Jones et al.
patent: 5933158 (1999-08-01), Santos et al.
patent: 5959639 (1999-09-01), Wada
patent: 5986677 (1999-11-01), Jones et al.
patent: 5999198 (1999-12-01), Hoarn et al.
patent: 6000019 (1999-12-01), Dykstal et al.
D. Cline and P. Egbert, "Interactive Display of Very Large Textures", Visualization '98 Proceedings, Oct. 1998, pp. 343-350, 549.
M. Cox, N. Bhandari, and M. Shantz, "Multi-Level Caching for 3D Graphics Hardware", Proceedings of the 25th International Symposium on Computer Architecture (ISCA98), Barcelona Spain, Jun. 1998, pp. 86-97.
M. Cox and D. Ellsworth, "Managing Big Data for Scientific Visualization", ACM SIGGRAPH'97 Course #4, Aug. 1997, pp. 5-1 to 5-17.
M. Cox, "Large Data Management for Interactive Visualization Design", ACM SIGGRAPH'99 Course #9, System Designs for Visualizing Large-Scale Scientific Data, Los Angeles CA, Aug. 1999, pp. 29-58.
H. Igehy, M. Eldridge, and K. Proudfoot, "Prefetching in a Texture Cache Architecture", 1998 Workshop on Graphics Hardware, Lisbon Portugal, ACM 1998, pp. 133-142.
Cox Michael Brian
Shantz Michael J.
Chauhan Ulka J.
Intel Corporation
Mirho Charles
LandOfFree
Method and apparatus for multi-level demand caching of textures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for multi-level demand caching of textures , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for multi-level demand caching of textures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2260437