Excavating
Patent
1993-09-30
1996-04-02
Ramirez, Ellis B.
Excavating
324 731, G01R 31317
Patent
active
055047564
ABSTRACT:
A scan chain for testing sequential logic circuitry includes a number of concatenated storage elements having a feedback loop from the output of the last storage element to the input of the first storage element. The storage elements are clocked by a chain clock signal at a frequency multiple of a base frequency. The number of storage elements in the scan chain is a relative prime with respect to the frequency multiple. Scan chains running at different frequency multiples of the base frequency may be concatenated with the output of the last storage element of one scan chain being coupled to the input of the first storage element of the next scan chain. Wherever the output of a storage element clocked on a leading phase of the chain clock signal is coupled to the input of a storage element clocked on a trailing phase of the chain clock signal, a buffer is inserted to buffer the output to the input.
REFERENCES:
patent: 4860290 (1989-08-01), Daniels et al.
patent: 4947357 (1990-08-01), Stewart et al.
patent: 4996691 (1991-02-01), Wilcox et al.
patent: 5008618 (1991-04-01), Van Der Stat
patent: 5285153 (1994-02-01), Ahanin et al.
Kim Kee S.
Schultz Leonard J.
Intel Corporation
Peeso Thomas
Ramirez Ellis B.
LandOfFree
Method and apparatus for multi-frequency, multi-phase scan chain does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for multi-frequency, multi-phase scan chain, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for multi-frequency, multi-phase scan chain will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2022047