Amplifiers – Modulator-demodulator-type amplifier
Reexamination Certificate
2000-07-06
2002-08-06
Mottola, Steven J. (Department: 2817)
Amplifiers
Modulator-demodulator-type amplifier
C330S12400D
Reexamination Certificate
active
06429737
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The invention relates to amplifiers. More particularly, the invention relates to a method and apparatus for multi-channel digital amplification.
2. Description of the Prior Art
The current trend for audio information processing is to place most audio sources in the digital domain, rather than in the analog domain. That is, audio information is now usually stored in a digital format, instead of in an analog format.
Existing amplifier technology typically concentrates on efficiency. Such modern technology evolved from the primitive Class D amplifiers of the 1970s. Parallel developments in device technology have resulted in faster semiconductors and better topologies that allow the manufacture of lower distortion Class D, or “switching” audio amplifiers. However, these amplifiers have typically had an analog input only, and must incorporate feedback to compensate for distortion due to timing errors. Accordingly, digital input streams must first be converted to analog signal and then amplified with an analog Class D amplifier to create an efficient digital input amplifier.
One approach to processing a digital signal pursuant to audio amplification uses an external digital-to-analog converter (DAC) for input conversion (the post-DAC portion of such a system is manufactured by Linfinity Microelectronics, Inc. 11861 Western Avenue, Garden Grove, Calif. 92841). Such audio amplification systems require analog feedback to have reasonable performance characteristics. The mixed-signal nature of this topology is inherently expensive to produce.
Another approach to processing a digital signal pursuant to audio amplification uses a digital signal processor (DSP) and a field programmable gate array (FPGA) configured as a power DAC capable of driving a loudspeaker (such system is manufactured by Apogee Technology, Inc. 129 Morgan Drive, Norwood, Ma. 02062). This approach is complex and expensive due to the large signal processing requirement and lower integration level.
FIG. 1
is a block schematic diagram of a digital audio amplifier, as described in
T. O'Brien, Digital Input Switching Audio Power Amplifier
, U.S. Pat. No. 6,107,876 (Aug. 22, 2000) the contents of which patent are incorporated herein by this reference thereto. The front end of such amplifier operates in the digital domain. One application for such type of amplifier is that of audio amplification.
FIG. 1
is a block schematic diagram of a direct digital amplifier front end according to the invention. The front end
110
receives a serial digital audio stream at an input terminal
112
. The serial digital audio stream is a 1 bit digital signal. A variety of digital audio interface. standards may be used as the input signal.
The input signal is communicated to a serial interface circuit
113
that converts the serial data to parallel data at the input sampling rate. The serial data can be provided via any number of input channels. A system having one channel is shown on FIG.
1
. Channel selection is accomplished through the use of any known mechanical scheme, e.g. a rotary switch, or digital selection scheme, e.g. an n-to-one multiplexer. The serial interface is not required in systems that provide a parallel digital audio signal.
The circuit output data width is determined by the input data rate. In the system of
FIG. 1
, a data rate of 44.1 kHz, 44 kHz, or 96 kHz may be provided. The output of the serial interface is a parallel digital audio data signal that is between 16 and 24 bits wide. The data rate and data signal width are a matter of choice as is appropriate for the application to which the system is put.
The volume control
114
receives the signal output from the serial interface and scales the data output from the serial interface. The output of the volume control is a digital signal that is from 24 to 32 bits wide and that has a data rate of 176 kHz to 1.5 MHz. The volume level may also be adjusted by an external control, such as a microprocessor controlled circuit, or it may be adjusted by a switch, e.g. pushbutton switches that adjust the volume up and down. Further, various signals processing functions, such as tone and equalization, could be implemented at this point. Additionally, the volume control function can readily be implemented in software, if desired.
The volume control receives a signal in the digital domain. Typically, the data are provided as a twos-complement number, for example a 16-bit number that is multiplied by, for example, an 8-bit number to get a scaled value. The volume control operates by multiplying the signal by a certain number, which is the volume number. The volume is controlled with a pair of push buttons, up and down, which operate a counter that slowly counts up or down, based on whether the volume is to be higher or lower. Volume control operation can also be performed through an interface to a processor which can write to the front end of the amplifier to tell it where to set the volume. Finally, the volume control could be in the analog domain.
An interpolator
115
may be provided to increase the data rate of the signal provided from the volume control by adding calculated samples in between actual samples. The use of such circuits is known and understood by those skilled in the art. Additionally, the interpolator function can readily be implemented in software, if desired.
The oversampling filter
116
, which receives the signal produced by the interpolator, is a low pass filter for smoothing the sample data, increasing the sample rate, or both. A typical oversampling filter is an FIR type having low pass band ripple, steep roll-off characteristics, and a cut-off frequency between 20 kHz and 40 kHz. The sample rate is typically increased to that of the output pulse width modulator rate. Additionally, the oversampling filter function can readily be implemented in software, if desired.
A linearizer
117
receives the signal produced by the oversampling filter and corrects for the errors produced by discrete-time pulse width modulation versus analog type pulse width modulation. A simple linearizer uses linear interpolation to determine where a linear ramp crosses the interpolated signal. The interpolation can be performed on multiple sample cycles with a single pulse width modulation cycle for increased accuracy. While shown on
FIG. 1
, the linearizer is not required. Additionally, the linearizer function can readily be implemented in software, if desired.
A noise shaper
118
is used to convert the signal from the linearizer (if provided) or the oversampling filter (if no linearizer is included in the circuit) to a lower resolution. The clock rates required for high fidelity audio in pulse width modulators is extremely high. The required clock rate is lowered by limiting the output time resolution. Conversion to a lower resolution by simply truncating the data causes an unacceptable increase in the noise floor. To compensate for this, the noise shaper shifts the data by adding a moving offset to the incoming data. This allows for lower noise in the audio range and higher noise above the audio range. The noise shaper consists of one or more error integrators inside a feedback loop. The loop accumulates output errors that result from truncating the data. Additionally, the noise shaper function can readily be implemented in software, if desired.
A pulse width modulator
119
creates a pulse stream that is equivalent in level to the input value. The pulse width modulator uses a high speed clock signal and linear ramp signal. The ramp signal value is compared with the input data to produce the pulse stream. The modulation technique used in the system is not limited to straight pulse width modulation and includes variations to regular pulse width modulation that are optimized for audio amplification.
A delay timing control circuit
120
may be provided if the pulse width modulator output signal requires timing adjustment before it is used to drive the power output section
121
. This adjustment is necessary because of the limita
Glenn Michael A.
Jorgenson Lisa K.
Mottola Steven J.
STMicroelectronics Inc.
LandOfFree
Method and apparatus for multi-channel digital amplification does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for multi-channel digital amplification, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for multi-channel digital amplification will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2882894