Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2006-03-21
2006-03-21
Malzahn, D. H. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07016927
ABSTRACT:
In a method for modular multiplication of a multiplicand by a multiplier using a modulus, l multiplication shift values are initially determined by means of a multiplication-lookahead method while taking into account l blocks of consecutive digits of the multiplier. Subsequently, l reduction shift values are determined by means of a reduction-lookahead method for the l blocks of digits of the multiplier. The l multiplication shift values and the l reduction shift values are applied to an intermediate result from a previous iteration step, to the modulus or to a value derived from the modulus, and to the multiplicand, so as to obtain the 2l+1 operands. By means of a multi-operands adder, the 2l+1 operands are combined to obtain an updated intermediate result for an iteration step following the previous iteration step, the iteration being continued for such time until all digits of the multiplier have been processed. Depending on the number of operands, the number of cycles to be calculated is reduced, so that faster calculation of the modular multiplication is possible at the expense of higher hardware expenditure.
REFERENCES:
patent: 4870681 (1989-09-01), Sedlak
patent: 5349551 (1994-09-01), Petro
patent: 2001/0010077 (2001-07-01), McGregor et al.
patent: 2002/0152252 (2002-10-01), Kaminaga et al.
patent: 2002/0161810 (2002-10-01), Mellott et al.
patent: 36 31 992 (1987-11-01), None
Walter, Colin D.;“Faster Modular Multiplication by Operand Scaling”; Advances in Cryptology, Santa Barbara, CA., Aug. 11-15, 1991, Proceedings of the Conference On Theory and Applications of Cryptographic Techniques (CRYPTO), Berlin, Springer, Germany, 1991, pp. 313-323.
Walter, Colin D.;“Space/Time Trade-Offs for Higher Radix Modular Multiplication Using Repeated Addition”; IEEE Transactions on Computers, IEEE Inc., New York, US, Bd. 46, Nr. 2, Feb. 1, 1997, pp. 139-141.
Dhem, Jean-Francois;“Design of an efficient public-key cryptographic library for RISC-based smart cards”; These Soutenue en vue de L'Obtention du Grade de Docteur en Sciences Appliquees, May 1998, pp. 11-56.
Elbe Astrid
Janssen Norbert
Sedlak Holger
Seifert Jean-Pierre
Darby & Darby
Infineon - Technologies AG
Malzahn D. H.
LandOfFree
Method and apparatus for modular multiplication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for modular multiplication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for modular multiplication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3576963