Boots – shoes – and leggings
Patent
1995-11-22
1998-06-02
Teska, Kevin J.
Boots, shoes, and leggings
364488, 395921, G06F 1750
Patent
active
057610800
ABSTRACT:
According to the present embodiment, a method for calculating the parasitic capacitance in a semiconductor device is disclosed. According to the preferred method, a layout file containing the shapes of a semiconductor device is provided. The dimensions of the layout file are then adjusted to wafer dimensions so as reflect actual production devices. The shapes of the layout file are then partitioned into simpler shapes, typically abutted rectangles, called tiles. Each tile is then decomposed into overlap and fringe capacitance components, each component having a uniform capacitance environment with respect to its capacitance elements. The parasitic capacitance of the semiconductor device can thus be accurately computed, with an efficient use of resources. Additionally the preferred embodiment is easily adaptable to a wide range of technology types.
REFERENCES:
patent: 4823278 (1989-04-01), Kikuchi et al.
patent: 4829446 (1989-05-01), Draney
patent: 5062054 (1991-10-01), Kawakami et al.
patent: 5084824 (1992-01-01), Lam et al.
patent: 5295088 (1994-03-01), Hartoog et al.
patent: 5305229 (1994-04-01), Dhar
patent: 5367469 (1994-11-01), Hartoog
patent: 5446674 (1995-08-01), Ikeda et al.
patent: 5452224 (1995-09-01), Smith et al.
patent: 5640497 (1997-06-01), Woolbright
Huang, C.C., Integral Technique For Capacitance Calculator, IBM Technical Disclosure Bulletin, Feb. 1992, vol. 34, No. 9, pp. 429-432.
Marple, David, Tailor: A Layout System Based on Trapezoidal Corner Stitching, IEEE Transactions on Computer-Aided Design, vol. 9, No. 1, pp. 66-90.
Weyten, Ludo, Quad List Quad Trees: A Geometrical Data Structure with Improved Performance for Large Region Queries, IEEE Transactions on Computer-Aided Design, vol. 8, No. 3, pp. 229-233.
DeCamp William F.
Ellis-Monaghan John J.
Habitz Peter A.
Seibert Edward W.
Frejd Russell W.
International Business Machines - Corporation
Teska Kevin J.
Walsh, Esq. Robert A.
LandOfFree
Method and apparatus for modeling capacitance in an integrated c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for modeling capacitance in an integrated c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for modeling capacitance in an integrated c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1468163