Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2007-07-24
2007-07-24
Sam, Phirin (Department: 2616)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S394000, C370S395420
Reexamination Certificate
active
10143466
ABSTRACT:
A method, apparatus, and article of manufacture for retaining packet order in multiprocessor systems utilizing multiple transmit queues while minimizing spinlocks are disclosed herein. Embodiments of the present invention define multiple transmit queues for a given priority level of packets to allow parallel processing and queuing of packets having equal priority in different transmit queues. Queuing packets of equal priority in different transmit queues minimizes processor time spent attempting to acquire queue-specific resources associated with one particular transmit queue. In addition, embodiments of the present invention provide an assignment mechanism to maximize utilization of the multiple transmit queues by queuing packets corresponding to each transmit request in a next available transmit queue defined for a given priority level. Coordination between hardware and software allows the order of the queued packets to be maintained in the transmission process.
REFERENCES:
patent: 5371864 (1994-12-01), Chuang
patent: 5699519 (1997-12-01), Shiobara
patent: 5956341 (1999-09-01), Galand et al.
patent: 6064677 (2000-05-01), Kappler et al.
patent: 6091709 (2000-07-01), Harrison et al.
patent: 6160812 (2000-12-01), Bauman et al.
patent: 6195331 (2001-02-01), Tani
patent: 6259699 (2001-07-01), Opalka et al.
patent: 6377583 (2002-04-01), Lyles et al.
patent: 6404772 (2002-06-01), Beach et al.
patent: 6426957 (2002-07-01), Hauser et al.
patent: 6438135 (2002-08-01), Tzeng
patent: 6466580 (2002-10-01), Leung
patent: 6480911 (2002-11-01), Lu
patent: 6515963 (2003-02-01), Bechtolsheim et al.
patent: 6570876 (2003-05-01), Aimoto
patent: 6654376 (2003-11-01), Stacey et al.
patent: 6654811 (2003-11-01), Chaskar et al.
patent: 6661788 (2003-12-01), Angle et al.
patent: 6724721 (2004-04-01), Cheriton
patent: 6728265 (2004-04-01), Yavatkar et al.
patent: 6732209 (2004-05-01), Cherukuri et al.
patent: 6757768 (2004-06-01), Potter et al.
patent: 6829217 (2004-12-01), Bechtolsheim et al.
patent: 6963578 (2005-11-01), Akahane et al.
patent: 6993027 (2006-01-01), Kadambi et al.
patent: 7149212 (2006-12-01), Calvignac et al.
patent: 2001/0007560 (2001-07-01), Masuda et al.
patent: 2002/0083233 (2002-06-01), Owen et al.
patent: 2002/0097733 (2002-07-01), Yamamoto
patent: 2002/0186703 (2002-12-01), West et al.
patent: 2003/0152078 (2003-08-01), Henderson et al.
Connor Patrick L.
Minnick Linden
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Sam Phirin
LandOfFree
Method and apparatus for minimizing spinlocks and retaining... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for minimizing spinlocks and retaining..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for minimizing spinlocks and retaining... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3797716