Method and apparatus for minimizing power consumption in a micro

Details Method and apparatus for minimizing power consumption in a micro Method and apparatus for minimizing power consumption in a micro

1997-09-26

1998-06-09

Harvey, Jack B.

Static information storage and retrieval

Magnetic bubbles

Guide structure

39575003, 39575004, 39575006, 365227, G06F 132

Patent

active

057650020

ABSTRACT:
A flash electrically-erasable programmable read only memory (EEPROM) device including a flash EEPROM array having circuitry for controlling operations within the flash EEPROM array, a microprocessor for controlling operations external to the flash EEPROM array, circuitry for detecting when operations are taking place within the array, and circuitry for disabling the microprocessor during periods in which operations are taking place in the flash EEPROM array so that power use by the microprocessor is minimized.

REFERENCES:
patent: 4631702 (1986-12-01), Korba
patent: 5095254 (1992-03-01), Ueki
patent: 5297148 (1994-03-01), Harari et al.
patent: 5345424 (1994-09-01), Landgraf
patent: 5390350 (1995-02-01), Hung et al.
patent: 5452251 (1995-09-01), Akaogi et al.

Affiliated with

Also associated with

Rating

Method and apparatus for minimizing power consumption in a micro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for minimizing power consumption in a micro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for minimizing power consumption in a micro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2214135