Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Patent
1998-01-30
2000-11-21
Saras, Steven J.
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
345 68, 345148, G09G 528
Patent
active
061510017
ABSTRACT:
This invention is directed to improve visual effects on digital display devices that use time and space modulation methods to display grayscale values. A distributed line technique is utilized to provide grayscale capability. The grayscale display is illuminated by energizing pixels of a weighted grid of eight line addresses. The first grid line illuminates pixels based on the first selected bit of the grayscale value for those pixels, the second grid line pixels are illuminated based on the second selected bit of the grayscale value for those pixels, the third grid line pixels are base on the third selected bit of the grayscale value for those pixels, etc. until all pixels for all eight grid lines have been selected. Thereafter, a second set of grid lines is accessed during the second addressing period, a third set is accessed during the third addressing period, and so forth until all grid sets have been accessed. There are N grid sets where N is the number of time slots allocated per frame time. The visual grayscale brightness of each pixel is determined by the selection of the grid sets and the time slot allocated for the grid sets. The bit value selection, grid set allocation, and time slots are chosen such that the grayscale values are scattered in time and space so that the perception of visual disturbances and other perceived artifacts are avoided.
REFERENCES:
patent: 3937876 (1976-02-01), Amsen et al.
patent: 4006298 (1977-02-01), Fowler et al.
patent: 4559535 (1985-12-01), Watkins et al.
patent: 4602273 (1986-07-01), Carlson
patent: 5068649 (1991-11-01), Garrett
patent: 5185002 (1993-02-01), Venturini
patent: 5187578 (1993-02-01), Kohgami et al.
patent: 5430458 (1995-07-01), Weber
patent: 5541618 (1996-07-01), Shinoda
patent: 5731802 (1998-03-01), Aras et al.
patent: 5898414 (1999-04-01), Awamoto et al.
patent: 6052112 (2000-04-01), Tanaka et al.
Anderson Edward C.
Olm David E.
Schermerhorn Jerry D.
Electro Plasma Inc.
Mengisteab Tewolde
Saras Steven J.
LandOfFree
Method and apparatus for minimizing false image artifacts in a d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for minimizing false image artifacts in a d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for minimizing false image artifacts in a d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1262184