Method and apparatus for merging binary translated basic blocks

Electrical computers and digital processing systems: processing – Instruction decoding

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

712214, 395705, G06F 930

Patent

active

061051241

ABSTRACT:
A method for merging binary translated basic blocks of instructions. The method is for use in a computer system having in a memory a first set of instructions including blocks of instructions, and a translator for translating instructions executable on a source instruction set architecture into instructions executable on a target instruction set architecture. The method includes a first step of determining, by the translator, an order of execution from a first block of instructions to a second block of instructions. A second step of the method includes generating, by the translator, a hyperblock of instructions representing the first and second block of instructions translated and placed adjacent in a memory location in the order of execution.

REFERENCES:
patent: 4370711 (1983-01-01), Smith
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5442760 (1995-08-01), Rustad et al.
patent: 5507028 (1996-04-01), Liu
patent: 5557761 (1996-09-01), Chan et al.
patent: 5560013 (1996-09-01), Scalzi et al.
patent: 5598546 (1997-01-01), Blomgren
patent: 5699536 (1997-12-01), Hopkins et al.
M. Johnson, "Superscalar Microprocessor Design", Prentice-Hall 1991, p. 203-207.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for merging binary translated basic blocks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for merging binary translated basic blocks , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for merging binary translated basic blocks will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2019009

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.