Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2011-07-12
2011-07-12
Treat, William M (Department: 2181)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C708S407000, C708S509000, C712S001000
Reexamination Certificate
active
07979673
ABSTRACT:
A processor is adapted for performing a QR-decomposition. The processor has a program memory, a program controller, connected to the program memory to receive program instructions, and at least one processing unit. The processing unit includes a CORDIC calculation block, and has a distributed memory structure, with separate memory blocks for storing respective parameter values.
REFERENCES:
patent: 5179378 (1993-01-01), Ranganathan et al.
patent: 5630154 (1997-05-01), Bolstad et al.
patent: 6748410 (2004-06-01), Gressel et al.
patent: 7366326 (2008-04-01), Chang et al.
patent: 2009/0310656 (2009-12-01), Maltsev et al.
Andraka, Ray; “A survey of CORDIA algorithms for FPGA based computers”; 1998, acm.org, 10 pages.
Boppana, Deepak et al.; “FPGA Implementation of QRD-RLS Algorithm with Embedded Nios Soft Processor”; Altera Corp., 3 pages.
Fitton, M.P. et al.; “Reconfigurable Antenna Processing with Matrix Decomposition Using FPGA Based Application Specific Integrated Processors”; Altera European Technology Centre, 7 pages.
Gotze, Jurgen; “Iterative version of the QRD for adaptive RLS filtering”; Institute of Network Theory and Circuit Design, 12 pages.
Mingqian, Tim Zhong et al.; “QRD-RLS Adaptive Equalizer and its Cordic-Based Implementation for CDMA Systems”; 2003, International Journal on Wireless & Optical Communications, vol. 1, No. 1, pp. 25-39.
Raich, Raviv et al.; “Digital Baseband Predistortion of Nonlinear Power Amplifiers Using Orthogonal Polynomials”; Georgia Institute of Technology, 4 pages.
Walke, Richard L. et al.; “20 GFLOPS QR processor on a Xilinx Virtex-E FPGA”; Defence Evaluation and Research Agency, 11 pages.
Walke, Richard L. et al.; “Architectures for Adaptive Weight Calculation on ASIC and FPGA”; DSiP™ Laboratories, 6 pages.
Altera: “QR Martrix Decomposition,” [Online] Feb. 2008, URL: http://www.altera.com/literature—/an/an506.pdf.
De Lange et al.. “Design and implementation of a floating-point Quasi-Systolic general purpose CORDIC rotator for high-rate parallel data and signal processing,” 1991, Computer Arithmetic, Proceedings 10thIEEE Symposium on Grenoble, France Jun. 26-28, 1991, Los Alamitos, CA, USA, IEEE Comput. Soc., US, Jun. 26, 1991, pp. 272-281.
Dick, C., et al., “Implementing a Real-Time Beamformer for an FPGA Platform,” XCELL Journal [Online] Jun. 2007, XP002538192, URL: http://www.xilinx.com/publications/xcellonline/xcell—60/xc—pdf/p36-40—60-beam.pdf.
European Search Report dated Aug. 13, 2009 for the corresponding European Application No. 06255178.3 filed Oct. 6, 2006.
Fitton et al., “Reconfigurable Antenna Processing with Matrix Decomposition Using FPGA-Based Application Specific Integrated Processors,” Presentation, 2004, Altera Corporation.
Fitton et al., “Reconfigurable Antenna Processing with Matrix Decomposition Using FPGA-Based Application Specific Integrated Processors,” Altera Corporation, Proceedings from the SDR 04 Technical Conference and Product Exposition, 2004 SDR Forum, 6 pages.
Hamil et al., “Online CORDIC Algorithm and VLSI Architecture for Implementing QR-Array Processors,” IEEE Transactions on Signal Processing, IEEE Service Center, New York, NY vol. 48, No. 2, Jan. 1, 2000.
Liu, Z., Dickson, K. et al. “Application-Specific Instruction Set Processor for SoC Implementation of Modern Signal Processing Algorithms,” 2005, IEEE Transactions on Circuits and Systems Part I: Regular Papers, EEE Service Center, New York, NY, pp. 755-765.
Sobhanmanesh et al., “VLSI hardward design of QR-Factorizer for a V-BLAST Detector,” Signal Processing and Its Applications, 2005, Proceedings of the Eight H International Symposium on Sydney, Australia, Aug. 28-31, 2005, IEEE, vol. 1, Aug. 28, 2005, pp. 323-326.
“SDR Forum2004 Conference Schedule”[Online] Retrieved from URL: http://www.sdrforum.org/pages/sdr04/program—sched.html, http://www.sdrforum.org/pages/sdr04/papers.html.
Altera: “Implementation of CORDIC-Based QRD-RLS Algorithm on Altera Stratix FPGA with Embedded Nios Soft Processor Technology,” [Online] Mar. 2004, URL: http://www.altera.com/literature—/wp/wp—qrd.pdf.
Ahmed et al., “Highly Concurrent Computing Structures for Matrix Arithmetic and Signal Processing”, Jan. 1, 1982, Computer, IEEE, vol. 15, iss 1, pp. 65-82.
Ligon et al., “Implementation and Analysis of Numerical Components for Reconfigurable Computing”, Mar. 6-13, 1999, Proceedings of the Aerospace Conference, vol. 2, pp. 325-335.
Altera Corporation
Ropes & Gray LLP
Treat William M
LandOfFree
Method and apparatus for matrix decompositions in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for matrix decompositions in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for matrix decompositions in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2727352