Multiplex communications – Wide area network – Packet switching
Patent
1989-08-04
1991-11-19
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
370 84, 370102, H04J 304, H04J 322
Patent
active
050671260
ABSTRACT:
A DS-3 to 28 VT1.5 SONET Interface Circuit is shown, without using standard intermediate DS-2 and DS-1 Desynchronizer Phase-Lock Loops. The elimination of DS-2 and DS-1 Desynchronizer Phase Lock Loops results in a significant reduction in cost and complexity of SONET interface circuits for the existing asynchronous digital multiplex hierarchy.
REFERENCES:
patent: 4791652 (1988-12-01), McEachern et al.
patent: 4811340 (1989-05-01), McEachern et al.
patent: 4928275 (1990-05-01), Moore et al.
patent: 4961188 (1990-10-01), Lau
patent: 4967405 (1990-10-01), Upp et al.
American National Standard for Telecommunications, "Digital Hierarchy Electrical Interfaces", ANSI Doc. T1.102, Aug. 1987.
American National Standard for Telecommunications, "Digital Hierarchy Optical Interface Rates and Formats Specification", ANSI Doc. T1.105, Sep. 1988.
T. E. Moore, "Effect of Synchronizer Stuff Threshold Crossing Detection Implementation on Waiting Time Jitter", Conf. Proc. of 14th Biennial Symposium on Communications, Kingston, Canada, Jun. 1988.
W. D. Grover, T. E. Moore, and J. A. McEachern, "Waiting Time Jitter Reduction by Synchronizer Stuff Threshold Modulation", Proc. IEEE GLOBECOM '87, Tokyo, Japan, Nov. 1987.
Bell Communications Research, "Asynchronous Digital Multiplexer Requirements and Objectives", Technical Reference TR-TSY-000009, Issue 1, May 1986.
D. L. Duttweiler, "Waiting Time Jitter", Bell System Technical Journal, vol. 51, pp. 165-207, 1972.
"Threshold Modulation for Jitter Reduction", J. A. McEachern and T. E. Moore, ECSA Contribution T1X1.4/87-430, Jan. 1987 (D).
T. E. Moore, "Jitter Analysis of Asynchronous Payload Mappings", ESCA Contribution T1X1.4/86-447, Nov. 1986.
Chin Wellington
Lambert Anthony R.
Olms Douglas W.
Telecommunications Research Laboratories
LandOfFree
Method and apparatus for mapping a digital signal carrier to ano does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for mapping a digital signal carrier to ano, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for mapping a digital signal carrier to ano will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1375254