Boots – shoes – and leggings
Patent
1994-09-30
1996-11-05
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364490, 364489, 371 226, 371 225, G06F 1700
Patent
active
055727123
ABSTRACT:
A behavioral synthesis method for making integrated circuits with built-in self-test (BIST). Base specifications describing base functionality and BIST specifications describing BIST functionality are developed. The base specifications are described in a hardware description language (HDL) to create a base HDL which is input into a digital computer system. Utilizing both the base specifications and the BIST specifications, a BIST HDL is created on the digital computer system. A netlist is synthesized on the computer system from both the base HDL and the BIST HDL. Thereafter, a digital integrated circuit is produced as specified by the netlist. An advantage of the present invention is the description of BIST circuitry at the HDL level of abstraction instead of at the netlist level. By automatically generating BIST HDL given BIST specifications and base circuit specifications, a circuit designer is relieved of the complications of gate level manipulations to insert a BIST description into a netlist. Compared with the intricacies of low level netlist descriptions, the highest possible abstraction level--synthesizable behavioral HDL--is easy for designers to understand. This highest level HDL is technology independent and easily modifiable.
REFERENCES:
patent: 4937765 (1990-06-01), Shupe et al.
patent: 5197016 (1993-03-01), Sugimoto et al.
patent: 5258986 (1993-11-01), Zerbe
patent: 5282146 (1994-01-01), Aihara et al.
patent: 5404359 (1995-04-01), Gillenwater et al.
patent: 5485467 (1996-01-01), Golnabi
patent: 5491640 (1996-02-01), Sharma et al.
Kamran Jamal, "Synthesis of High Performance BIST Structures for Embedded RAMs, ROMs, and Multipliers", Trade Media, Ltd., Oct. 1, 1994, pp. 295-303.
Bardell, Jr. et al., "Built-In Test for RAMs", IEEE 1998, pp. 29-37 Aug. 1988.
Beenker et al., "A Testability Strategy for Silicon Compilers", IEEE 1989, pp. 660-669 Jan. 1989.
Ferrira et al., "BIST for 1149.1-Compatible Boards: A Low-Cost and Maximum-Flexibility Solution", IEEE 1993, pp. 563-543 Aug. 1993
Kim et al., "Automatic Insertion of BIST Hardware Using VHDL", IEEE 1988, pp. 9-15 Mar. 1988.
Murzyn et al., "Integrating Verification Testing and Logic Synthesis", IEEE 1991, pp. 322-326 Mar. 1991.
Nguyen Tan
Teska Kevin J.
VLSI Technology Inc.
LandOfFree
Method and apparatus for making integrated circuits with built-i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for making integrated circuits with built-i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for making integrated circuits with built-i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2022975