Method and apparatus for making integrated circuits by inserting

Details Method and apparatus for making integrated circuits by inserting Method and apparatus for making integrated circuits by inserting

1997-05-30

1999-10-26

Teska, Kevin J.

3955001, G06F 1750

Patent

active

059742453

ABSTRACT:
The present invention discloses a method and an apparatus for making digital integrated circuits by considering ramp delay and clock skew as constraints while minimizing the number of inserted buffers and overall wire length connecting components for large clock trees. The invention includes developing a set of circuit specifications including maximum clock skew, minimum driveability, and maximum ramp delay. These specifications are described in a hardware description language on a digital computer system, and a netlist is synthesized from this hardware description. A modified netlist is then formed by analyzing the netlist and inserting buffers into it to satisfy the circuit specifications of skew, driveability, and ramp delay. Thereafter, a digital integrated circuit is produced as specified by the modified netlist.

REFERENCES:
patent: 5410491 (1995-04-01), Minami
patent: 5416718 (1995-05-01), Yamazaki
patent: 5553001 (1996-09-01), Seidel et al.
patent: 5596505 (1997-01-01), Steinweg et al.
patent: 5638291 (1997-06-01), Li et al.
patent: 5648911 (1997-07-01), Grodstein et al.
patent: 5654898 (1997-08-01), Roetcisoender et al.
Blair ("Skew-free clock distribution for standard-cell VLSI designs", IEE Proceedings G [Circuits, Devices and Systems], vol. 139, No. 2, pp. 265-267, Apr. 1992).
Chen et al. ("Critical path selection for performance optimization", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol 12, No. 2, pp. 185-195, Feb. 1993).
Neves et al. ("Synthesizing distriubted buffer clock trees for high performance ASICs", IEEE, Proceedings of the Seventh Annual IEEE International ASIC Conference and Exhibit, Sep. 19, 1994, pp. 126-129).
Ramanathan et al. ("A clock distribution scheme for nonsymmetric VLSI circuits", IEEE Comput. Soc. Press, 1989 IEEE International Conference on Computer-Aided Design, Nov. 5, 1989, pp. 398-401).
Ramanathan et al. ("Clock distribution in general VLSI circuits", IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 41, No. 5, pp. 395-404, May 1994).
Chao et al., "Zero Skew Clock Routing with Minimum Wirelength," IEEE Trans. on Circuits & Systems-II 1992, vol. 29, No. 11, pp. 1-30.
Jun Dong Cho et al., "A Buffer Distribution Algorithm for High-Speed Clock Routing," Proc. of 30th Design Automation Conference, 1993, pp. 537-543.
Michael A.B. Jackson et al. "Clock Routing for High Performance ICs", Proc. of 27th Design Automation Conference, 1990, pp. 573-579.
Andrew Kahng et al., "High-Performance Clock Routing Based on Recursive Geometric Matching," Proc. of 28th Design Automation Conference, 1992, pp. 322-327.
Waseem Khan et al., "Minimum Skew Multiple Clock Routing in Synchronous ASIC Systems," The Proc. of 5th Intl. ASIC Conf. & Exhibit, 1992, pp. 22-25.
Ying-Meng Li et al., "A Zero Skew Clock Routing Scheme for VLSL Circuits," Proc. of IEEE Intl. Conf. on Computer-Aided Design, 1992, pp. 458-463.
Naveed A. Sherwani et al, "Clock Layout for High Performance ASIC Based on Weighted Center Algorithm," IEEE Intl. ASIC Conf. and Exhibit, 1991, pp. 15-5.1-15-5.4.
Jan-Ming Ho et al., "New Algorithms for the Rectilinear Steiner Tree Problem," IEEE Transactions on Computer-Aided Design, Feb. 1990, vol. 9, No. 2, pp. 185-193.
Tsay, Ren Song, "Exact Zero Skew," Proc. of IEEE Intl. Conf. on Computer-Aided Design, 1991, pp. 336-339.
Li,Y.M. et al., Skew Controllable Buffered Clock Tree, Compass Design Automation, Inc. Oct. 1994.,

Affiliated with

Also associated with

Rating

Method and apparatus for making integrated circuits by inserting does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for making integrated circuits by inserting, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for making integrated circuits by inserting will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-773744