Boots – shoes – and leggings
Patent
1995-08-31
1999-02-02
Trans, Vincent N.
Boots, shoes, and leggings
364488, G06F 1750
Patent
active
058673962
ABSTRACT:
An incremental circuit design methodology using logic synthesis where comparisons are made between netlists corresponding to two separate versions of a design to determine similarities between the two. The similarities are then used to ensure the same physical implementation for the unchanged portion of the design. Therefore, information from the physical implementation of the previous design may be used in implementing the later design.
REFERENCES:
patent: 4612618 (1986-09-01), Pryor et al.
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 5243538 (1993-09-01), Okuzawa et al.
patent: 5249133 (1993-09-01), Batra
patent: 5278769 (1994-01-01), Bair et al.
patent: 5331568 (1994-07-01), Pixley
patent: 5436849 (1995-07-01), Drumm
patent: 5463561 (1995-10-01), Razdan
patent: 5544066 (1996-08-01), Rostoker et al.
patent: 5572436 (1996-11-01), Dangelo et al.
Rick L. Spickelmier and A. Richard Newton, "WOMBAT: A New Netlist Comparsion Program", IEEE International Conference on Computer Aided Designer, 1983, pp. 170-171.
Carl Eberling and Ofer Zajicek, "Validating VLSI Circuit Layout by Wirelist Comparison", IEEE International Conference on Computer Aided Design, 1983, pp. 172-173.
"Hcompare: A Hierarchical Netlist Comparison Program" by P. Batra et al, 29th ACM/IEEE Design Automation Conference, 1992, pp. 299-304.
"Fast Incremental Circuit Analysis Using Extracted Hierarchy" by D.L. Beatty et al, 25th ACM/IEEE Design Automation Conf., 1988, pp. 495-500.
"DAGON: Technology Binding and Local Optimization by DAG Matching" by K. Keutzer, 24th ACM/EEE Design Automation Conference, 1987, pp. 341-347.
"Automatic Synthesis and Technology Mapping of Combinational Logic" by R. A. Bergamaschi, IEEE 1988, pp. 466-469.
"MIS: A Multiple-Level Logic Optimization System" by R.K. Brayton et al, IEEE Trans. on Computer-Aided Design, V. CAD-6, No. 6, Nov. 1987, pp. 1062-1081.
"Technology Mapping of Digital Circuits" by G. De Micheli, IEEE 1991, pp. 580-586.
Casey Michael R.
Trans Vincent N.
Xilinx , Inc.
Young Edel M.
LandOfFree
Method and apparatus for making incremental changes to an integr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for making incremental changes to an integr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for making incremental changes to an integr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1123323