Method and apparatus for making encapsulated electronic circuit

Plastic article or earthenware shaping or treating: apparatus – Distinct means to feed – support or manipulate preform stock... – Female mold type means

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

4251261, 425127, 425346, 425397, B29C 4318, B29C 4320, B29C 4334

Patent

active

048728250

ABSTRACT:
Encapsulated electronic circuit devices as well as methods and molding apparatus for making same are disclosed. For example, an integrated circuit "die" (or "chip") and the lead frame (or frames) to which it is physically affixed and electrically connected are positioned in a mold between stacks of resin impregnated fibrous layers of predetermined shape and size. The layers are then compressed under heat and pressure causing them to fuse together about the die and its lead frame(s). This forms a laminated protective sealed encapsulation for the die and adjacent portions of the lead frame(s), without causing undue damage to the delicate lead wires electrically connecting the die to the lead frame. Such multiple laminated layers of resin and fibers, which preferably include woven glass cloth or similar materials, provide a strong, resilient integrated circuit chip "carrier" (of either the "leaded" or "leadless" variety) which may conveniently include multiple lead frames, heat conductive members, strengthening members and the like. A window may be provided in the layers to provide a space for the chip. Also, metallic layers may also be provided to enhance performance of the package.

REFERENCES:
patent: 1497449 (1924-06-01), Kempton
patent: 1871492 (1932-08-01), Brennecke
patent: 1998827 (1935-04-01), Worrel et al.
patent: 2119744 (1938-06-01), Heyman
patent: 2634315 (1953-04-01), Allison et al.
patent: 2696577 (1954-12-01), Smith
patent: 3118016 (1964-01-01), Stephenson, Jr.
patent: 3341649 (1967-09-01), James
patent: 3352415 (1967-09-01), Seeley et al.
patent: 3381080 (1962-04-01), Stelmak
patent: 3404319 (1968-10-01), Tsuji et al.
patent: 3431473 (1969-03-01), Cormier et al.
patent: 3436606 (1969-04-01), Reed et al.
patent: 3537175 (1970-10-01), St. Clair et al.
patent: 3634600 (1972-01-01), Griffin
patent: 3639975 (1972-02-01), Tefft
patent: 3651861 (1972-03-01), Deuring
patent: 3659821 (1972-05-01), Sakamoto et al.
patent: 3676748 (1972-07-01), Kobayashi et al.
patent: 3684616 (1972-08-01), Wright et al.
patent: 3727305 (1973-04-01), Cooper, Jr.
patent: 3768991 (1973-10-01), Rogers
patent: 3778685 (1973-12-01), Kennedy
patent: 3849383 (1974-11-01), Fetscher et al.
patent: 3864798 (1975-02-01), Utner
patent: 3918148 (1975-10-01), Magdo et al.
patent: 3943623 (1976-03-01), Mitzutani et al.
patent: 3999285 (1976-12-01), Lewis et al.
patent: 4044984 (1977-08-01), Shimizu et al.
patent: 4132856 (1979-01-01), Hutchison
patent: 4139859 (1979-02-01), Lewis
patent: 4332537 (1982-06-01), Slepcevic
patent: 4374080 (1983-02-01), Schroeder
patent: 4380115 (1983-04-01), Pomante
patent: 4381602 (1983-05-01), McIver
patent: 4386463 (1983-06-01), McLaughlin
patent: 4442056 (1984-04-01), Slepcevic
patent: 4511317 (1985-04-01), Bandoh
patent: 4522667 (1985-06-01), Hanson et al.
"Encapsulation of semi-conductor devices" by Robert K. Rosler, Plastics Design Forum Focus Issue, Apr., 1981, pp. 49-52.
"Plastic encapsulated IC: A reliability evaluation", by C. N. Bailey, Electronic Packaging and Production, June, 1978, pp. 129-134.
"Advanced Composites Aid Performance, Assembly" by Waterbury, Assembly Engineering, July, 1983, p. 26.
"P.C. Laminate Materials" by D. Erickson, Electronic Packaging and Production, Dec., 1980, p. 47.
Product Information from American Cyanamid Company-Cyron 5150, July, 1981.
Product Information from American Cyanamid Company-Cyron 5105.
"Leaded Chip Carriers to Predominate", Technical Review, Electronics Weekly, Feb. 23, 1983.
"Assessments of Micro-packaged Integrated Circuits in High Reliability Applications" by N. Sinnadurai, and D. Roberts, Micro-Electronics Journal, vol. 14, No. 2 (1983), p. 5.
"Integrated Circuit Package Selection: Pin Grid array vs Chip Carriers", by Danieal I. Amey, Electronic Packaging and Production, Jan. 19, 1982, p. 262.
Joint Electron Device Solid State Products Engineering Counsel, committee correspondence, subject: CHIP Carrier Definition, May 21, 1981.
"New Chip Carrier Package Concepts" by John W. Balde, Daniel I. Amey, Computer, Dec. 19, 1977, p. 58.
"Growing Pin Count is Forcing LSI Package Changes" by Jerry Lyman, Electronics, March 17, 1977, p. 81.
"Ceramic Chip Carrier-The New Standard in Packaging?" by M. L. Burch and B. M. Hargis, proceedings National Electronics Package and Production Conference, NEPCON, (1977), p. 43.
Patent Abstracts of Japan, vol. 5, No. 176 (E-81) [848], Nov. 12, 1981.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for making encapsulated electronic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for making encapsulated electronic circuit , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for making encapsulated electronic circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1954203

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.