Multiplex communications – Wide area network – Packet switching
Patent
1996-10-21
1999-05-04
Asta, Frank J.
Multiplex communications
Wide area network
Packet switching
39520075, 370409, 370 851, G06F 1300
Patent
active
059012919
ABSTRACT:
A digital parallel processing system wherein a plurality of nodes communicate via messages sent over an interconnection network. Messages are maintained in strict chronological order even though sent by nodes where several sources are generating messages simultaneously. A network adapter is described for interconnecting the processor and its associated memory to a network over a bus. The adapter includes an adapter associated memory programmable into a plurality of functional areas, said functional areas including a send FIFO for storing and forwarding messages to said network from said processor; a stack list for queueing in strict message order activation commands for said send FIFO; and an adapter program area for storing adapter program instructions which control the storing of messages to said send FIFO; and control means responsive to said stack list for executing said adapter program instructions in said strict message order without processor intervention.
REFERENCES:
patent: 4155117 (1979-05-01), Mitchell, Jr. et al.
patent: 4276594 (1981-06-01), Morley
patent: 4703364 (1987-10-01), Asada et al.
patent: 4748617 (1988-05-01), Drewlo
patent: 4866597 (1989-09-01), Kinoshita
patent: 4912632 (1990-03-01), Gach et al.
patent: 5043981 (1991-08-01), Firzoomand et al.
patent: 5111425 (1992-05-01), Takeuchi et al.
patent: 5136701 (1992-08-01), Kawai et al.
patent: 5155830 (1992-10-01), Kurashige
patent: 5210749 (1993-05-01), Firoozmand et al.
patent: 5276684 (1994-01-01), Pearson
patent: 5329615 (1994-07-01), Malacarne et al.
patent: 5594927 (1997-01-01), Lee et al.
patent: 5659715 (1997-08-01), Wu et al.
patent: 5742843 (1998-04-01), Koyanagi et al.
patent: 5748806 (1998-05-01), Gates
IBM TDB v36 N2 Feb. 1993 pp. 131-133 Kravitz, J.K. et al, High Performance DMA Controller/CPU Interface Mechansim.
IBM TDB v35 N6 Nov. 1992 pp. 469-472 Eijan, U.G. et al, Direct Memory Access Queue Mechanism for Sharing a Single Direct Memory Access Channel for Multiple Processor with Common Data Memory.
Anonymous, Overlapped PIO Operations Research Disclosure n309 Jan. 1990 Document No. AAA90A063466 Order 90A 63466.
Irwin, J.W., Two-level DMA from Channels to Main Store IBM TDB n12 May 1990 pp. 358-359.
Edrington, J.D. et al, Dynamic Selection of DMA or PIO for Best Performance IBM TDB n2 Jul. 1990 pp. 305-306.
Feeney James William
Olnowich Howard Thomas
Wilhelm, Jr. George William
Asta Frank J.
Beckstrand Shelley M
International Business Machines - Corporation
Vu Thong
LandOfFree
Method and apparatus for maintaining message order in multi-user does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for maintaining message order in multi-user, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for maintaining message order in multi-user will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1876596