Method and apparatus for maintaining a clock/data recovery...

Oscillators – Automatic frequency stabilization using a phase or frequency... – Plural a.f.s. for a single oscillator

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C375S376000, C713S322000

Reexamination Certificate

active

07352248

ABSTRACT:
A method, algorithm, software, architecture, circuit, and/or system for detecting an idle condition and maintaining a frequency of a clock/data recovery circuit are disclosed. In one embodiment, a method of maintaining a frequency of a clock/data recovery circuit can include the steps of: (i) comparing a difference value from a differential signal with a predetermined threshold (or value); (ii) controlling a variable frequency oscillator (VFO) with a frequency detector when the difference value is less than the threshold for at least a predetermined integration time; and (iii) controlling the VFO with a phase detector receiving the differential signal when the difference value is greater than the threshold. Embodiments of the present invention can advantageously provide a reliable and simplified design approach for clock data recovery (CDR) circuits operable with low power mode transmitters.

REFERENCES:
patent: 6566967 (2003-05-01), Anumula et al.
patent: 6630860 (2003-10-01), Anumula et al.
patent: 6683930 (2004-01-01), Dalmia
patent: 6727756 (2004-04-01), Mulder et al.
patent: 7089444 (2006-08-01), Asaduzzaman et al.
“A 2.5 Gb/s 15-mW Clock Recovery Circuit”, B. RazaviIEEEJournal of Solid-State Circuits, vol. 31, No. 4, Apr. 1996, pp. 472-480.
“Jitter Analysis of a PLL-based CDR with a Bang-Bang Phase Detector”, M Ramezani, et al.,IEEECircuits and Systems, The 2002 45th Midwest Symposium, 2002, pp. III-393-III-396.
“PCI Express and Advanced Switching: Evolutionary Path to Building Next Generation Interconnects”, D. Mayhew, et al.,IEEEProceedings of the 11thSymposium on High Performance Interconnects, 2003.
“PCI Express Architecture, PHY Electrical Test Considerations, Revision 1.ORD”, PCI Express, Sep. 3, 2003, pp. 1-32.
“SMS5000 PCI-Express Pipe Phy Transceiver”, Soft Mixed Signal Corporation, www.softmixedsignal.com, 2003 Preliminary.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for maintaining a clock/data recovery... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for maintaining a clock/data recovery..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for maintaining a clock/data recovery... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2788041

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.