Method and apparatus for low temperature annealing of...

Chemistry: electrical and wave energy – Apparatus – Electrolytic

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C204S241000, C204S269000, C204S270000

Reexamination Certificate

active

06994776

ABSTRACT:
A method for filling recessed microstructures at a surface of a microelectronic workpiece, such as a semiconductor wafer, with metallization is set forth. In accordance with the method, a metal layer is deposited into the microstructures with a process, such as an electroplating process, that generates metal grains that are sufficiently small so as to substantially fill the recessed microstructures. The deposited metal is subsequently subjected to an annealing process at a temperature below about 100 degrees Celsius, and may even take place at ambient room temperature to allow grain growth which provides optimal electrical properties. Various novel apparatus for executing unique annealing processes are also set forth.

REFERENCES:
patent: 3727620 (1973-04-01), Orr
patent: 3770598 (1973-11-01), Creutz
patent: 4027686 (1977-06-01), Shortes et al.
patent: 4092176 (1978-05-01), Kozai et al.
patent: 4110176 (1978-08-01), Creutz et al.
patent: 4113492 (1978-09-01), Sato et al.
patent: 4315059 (1982-02-01), Raistrick et al.
patent: 4336114 (1982-06-01), Mayer et al.
patent: 4376685 (1983-03-01), Watson
patent: 4405416 (1983-09-01), Raistrick et al.
patent: 4428815 (1984-01-01), Powell et al.
patent: 4435266 (1984-03-01), Johnston
patent: 4489740 (1984-12-01), Rattan et al.
patent: 4510176 (1985-04-01), Cuthbert et al.
patent: 4518678 (1985-05-01), Allen
patent: 4519846 (1985-05-01), Aigo
patent: 4693805 (1987-09-01), Quazi
patent: 4732785 (1988-03-01), Brewer
patent: 5039381 (1991-08-01), Mullarkey
patent: 5055425 (1991-10-01), Leibovitz et al.
patent: 5069760 (1991-12-01), Tsukamoto et al.
patent: 5092975 (1992-03-01), Yamamura et al.
patent: 5100516 (1992-03-01), Nishimura et al.
patent: 5155336 (1992-10-01), Gronet et al.
patent: 5162260 (1992-11-01), Leibovitz et al.
patent: 5222310 (1993-06-01), Thompson et al.
patent: 5224504 (1993-07-01), Thompson et al.
patent: 5230743 (1993-07-01), Thompson et al.
patent: 5252807 (1993-10-01), Chizinsky
patent: 5256274 (1993-10-01), Poris
patent: 5259407 (1993-11-01), Tuchida et al.
patent: 5290361 (1994-03-01), Hayashida et al.
patent: 5316974 (1994-05-01), Crank
patent: 5328589 (1994-07-01), Martin
patent: 5349978 (1994-09-01), Sago et al.
patent: 5368711 (1994-11-01), Poris
patent: 5377708 (1995-01-01), Bergman et al.
patent: 5415890 (1995-05-01), Kloiber et al.
patent: 5429733 (1995-07-01), Ishida
patent: 5449447 (1995-09-01), Branders
patent: 5608943 (1997-03-01), Konishi et al.
patent: 5625170 (1997-04-01), Poris
patent: 5651865 (1997-07-01), Sellers
patent: 5705223 (1998-01-01), Bunkofske
patent: 5718813 (1998-02-01), Drummond et al.
patent: 5723028 (1998-03-01), Poris
patent: 58-182823 (1983-10-01), None
patent: 63-118093 (1988-05-01), None
patent: 04131395 (1992-05-01), None
patent: 04280993 (1992-10-01), None
patent: 06017291 (1994-01-01), None
patent: WO 97/12079 (1997-04-01), None
Peter Singer, “Wafer Processing,” Semiconductor International, Jun. 1998, p. 70.
Kenneth E. Pitney, “NEY Contact Manual,” Electrical Contacts for Low Energy Uses, 1973, no month.
Lucio Colombo, “Wafer Back Surface Film Removal,” Central R&D, SGS-Thompson, Microelectronics, Agrate, Italy, 6 pages, no date.
Semitool ©, Inc. “Metallization & Interconnect,” 1998, 4 pages, no month.
Verteq Online©, “Products Overview,” 1996-1998, 5 pages, no month.
Laurell Technologies Corporation, “Two control configurations available—see WS 400 or WS-4Lite,” Oct. 19, 1998, 6 pages.
Peter Singer, “Tantalum, Copper and Damascene: The Future of Interconnects,” Semiconductor International, Jun., 1998, pp.: cover, 91-92, 94, 96 & 98.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for low temperature annealing of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for low temperature annealing of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for low temperature annealing of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3639930

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.