Computer graphics processing and selective visual display system – Computer graphic processing system – Graphic command processing
Reexamination Certificate
2011-03-22
2011-03-22
Washburn, Daniel (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphic processing system
Graphic command processing
Reexamination Certificate
active
07911471
ABSTRACT:
A method and apparatus for executing loop and branch program instructions in a programmable graphics shader. The programmable graphics shader converts a sequence of instructions comprising a portion of a shader program and selects a first set of fragments to be processed. Subsequent sequences of instructions are converted until all of the instructions comprising the shader program have been executed on the first set of fragments. Each remaining set of fragments is processed by the shader program until all of the fragments are processed in the same manner. Furthermore, the instructions can contain one or more loop or branch program instructions that are conditionally executed. Additionally, when instructions within a loop as defined by a loop instruction are being executed a current loop count is pipelined through the programmable graphics shader and used as an index to access graphics memory.
REFERENCES:
patent: 5375238 (1994-12-01), Ooi
patent: 5852443 (1998-12-01), Kenworthy
patent: 6118452 (2000-09-01), Gannett
patent: 6236413 (2001-05-01), Gossett et al.
patent: 6252610 (2001-06-01), Hussain
patent: 6259461 (2001-07-01), Brown
patent: 6476808 (2002-11-01), Kuo et al.
patent: 6483505 (2002-11-01), Morein et al.
patent: 6578197 (2003-06-01), Peercy et al.
patent: 6633297 (2003-10-01), McCormack et al.
patent: 6657624 (2003-12-01), Olano
patent: 6801203 (2004-10-01), Hussain
patent: 6847370 (2005-01-01), Baldwin et al.
patent: 6864892 (2005-03-01), Lavelle et al.
patent: 6867781 (2005-03-01), Van Hook et al.
patent: 7015909 (2006-03-01), Morgan, III et al.
patent: 7034828 (2006-04-01), Drebin et al.
patent: 7159212 (2007-01-01), Schenk et al.
patent: 2003/0169259 (2003-09-01), Lavelle et al.
Eggers, et al. “Simultaneous Multithreading: A Platform for Next-Generation Processors,” IEEE Micro, vol. 17, No. 5, pp. 12-19, Sep./Oct. 1997.
Allen Roger L.
Feldman Zatz Harold Robert
Nvidia Corporation
Patterson & Sheridan LLP
Washburn Daniel
LandOfFree
Method and apparatus for loop and branch instructions in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for loop and branch instructions in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for loop and branch instructions in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2682826