Pulse or digital communications – Transceivers
Patent
1995-09-29
1999-09-28
Chin, Stephen
Pulse or digital communications
Transceivers
375222, H04B 1302, H04L 516
Patent
active
059600357
ABSTRACT:
An apparatus (200) and method for load balancing for a processor (103) operable in data terminal equipment (102), such as a personal computer or workstation, for operation of a data communications program for data transmission and reception over a communications channel (105), concurrently with the operation of other applications programs. The apparatus includes a loading selector (205) coupleable to a user interface (100) for selection of a data transfer priority. A priority translator (210) coupled to the load selector (205) maps or translates the data transfer priority to a modulation mode or to a subset of modulation modes. The priority translator (210) may also determine processor availability, which is then also mapped to a modulation mode or to a subset of modulation modes. A modulation mode controller (215) coupled to the priority translator (210) then limits or overrides automode functions or operations during a training period of the data communications devices for data transfer, limiting the modulation mode to one within the subset of modulation modes. Depending upon the data transfer priority selected by the user, the processor (103) has sufficient remaining availability for the concurrent and effective operation of other applications programs.
REFERENCES:
patent: 4058838 (1977-11-01), Crager et al.
patent: 4466062 (1984-08-01), Krokor
patent: 4701630 (1987-10-01), Annunziata et al.
patent: 4931250 (1990-06-01), Greszczuk
patent: 4965641 (1990-10-01), Blackwell et al.
patent: 4984248 (1991-01-01), Hong
patent: 5021949 (1991-06-01), Morten et al.
patent: 5644593 (1997-07-01), Bailey et al.
patent: 5657345 (1997-08-01), Lazaridis
patent: 5729573 (1998-03-01), Bailey et al.
patent: 5748617 (1998-05-01), McLain, Jr.
Sheer Neil
Sridhar Manickam R.
Chin Stephen
Gamburd Nancy R.
Ghayour Mohammad
Motorola Inc.
LandOfFree
Method and apparatus for load balancing for a processor operated does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for load balancing for a processor operated, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for load balancing for a processor operated will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-712408