Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit
Patent
1997-05-07
1999-08-17
Chauhan, U.
Computer graphics processing and selective visual display system
Computer graphic processing system
Integrated circuit
345501, 345521, 345441, G06F 1206
Patent
active
059400900
ABSTRACT:
A graphics system includes a graphics processor for rendering graphics primitives with a list of display parameters. A host processor generates a display list which includes a XY address for rendering the graphics primitives. A graphics processor which includes an address tracking logic circuit tracks the rendering primitive to determine the minimum and maximum XY addresses of the rendered primitive. By tracking of the XY address, the graphics processor is able to internally cache only modified portions of the rendered primitive thereby improving the graphics processor's access cycle to the modified data. Accordingly, the graphics processor's memory bandwidth requirements is reduced.
REFERENCES:
patent: 4583185 (1986-04-01), Heartz et al.
patent: 4586038 (1986-04-01), Sims
patent: 4692880 (1987-09-01), Merz et al.
patent: 4714428 (1987-12-01), Bunker et al.
patent: 4715005 (1987-12-01), Heartz
patent: 4727365 (1988-02-01), Bunker et al.
patent: 4811245 (1989-03-01), Bunker et al.
patent: 4821212 (1989-04-01), Heartz
patent: 4825391 (1989-04-01), Merz
patent: 4855937 (1989-08-01), Heartz
patent: 4862388 (1989-08-01), Bunker
patent: 4905164 (1990-02-01), Chandler et al.
patent: 4958305 (1990-09-01), Piazza
patent: 4965745 (1990-10-01), Economy et al.
patent: 5056044 (1991-10-01), Frederickson et al.
patent: 5126726 (1992-06-01), Howard et al.
patent: 5187754 (1993-02-01), Currin et al.
patent: 5191642 (1993-03-01), Quick et al.
patent: 5268996 (1993-12-01), Steiner et al.
patent: 5293467 (1994-03-01), Buchner et al.
patent: 5357579 (1994-10-01), Buchner et al.
patent: 5367615 (1994-11-01), Economy et al.
patent: 5420970 (1995-05-01), Steiner et al.
patent: 5544306 (1996-08-01), Deering et al.
patent: 5748202 (1998-05-01), Nakatsuka et al.
patent: 5798763 (1998-08-01), Larson et al.
patent: 5801711 (1998-09-01), Koss et al.
patent: 5808617 (1998-09-01), Kenworthy et al.
Based on US App 08/438,860 filed May 5, 1995.
Chauhan U.
Cirrus Logic Inc.
Shaw Steven A.
LandOfFree
Method and apparatus for internally caching the minimum and maxi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for internally caching the minimum and maxi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for internally caching the minimum and maxi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-319559