Method and apparatus for interfacing memory devices operating at

Details Method and apparatus for interfacing memory devices operating at Method and apparatus for interfacing memory devices operating at

1997-02-28

1998-02-24

Teska, Kevin J.

Boots, shoes, and leggings

395281, 395290, 395306, 395308, 395309, 395310, 3642403, 3642405, G06F 1336, G06F 1342

Patent

active

057218820

ABSTRACT:
An apparatus which includes a state machine which tests the condition of the PCI bus, the condition of a target device on the bus, and then generates signal to accomplish the transfer which signals vary with the ability of the target device to transfer the data at particular rates.

REFERENCES:
patent: 4831520 (1989-05-01), Rubinfeld et al.
patent: 4864496 (1989-09-01), Triolo et al.
patent: 4993023 (1991-02-01), Phinney
patent: 5029124 (1991-07-01), Leahy et al.
patent: 5097437 (1992-03-01), Larson
patent: 5142672 (1992-08-01), Johnson et al.
patent: 5228134 (1993-07-01), MacWilliams et al.
patent: 5317715 (1994-05-01), Johnson et al.
patent: 5341495 (1994-08-01), Joyce et al.
patent: 5353417 (1994-10-01), Fuoco et al.
patent: 5426739 (1995-06-01), Lin et al.
patent: 5454081 (1995-09-01), Thome
patent: 5469577 (1995-11-01), Eng
patent: 5488733 (1996-01-01), Molyneaux
patent: 5535341 (1996-07-01), Shah et al.
patent: 5577213 (1996-11-01), Avery et al.

Affiliated with

Also associated with

Rating

Method and apparatus for interfacing memory devices operating at does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for interfacing memory devices operating at, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for interfacing memory devices operating at will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1881268