Patent
1997-09-19
1999-05-18
Teska, Kevin J.
395825, 395882, 395884, G06F13/10;5/01
Patent
active
059058854
ABSTRACT:
A peripheral interface system and apparatus including a pair of integrated circuits, referred to as a system adapter and a socket controller, use a communication protocol, referred to as a windowed-interchip-communication protocol, to interface peripherals, such as PCMCIA cards or infrared devices, and other subsystems having different formats with a CPU system bus. The system adapter communicates to a hard disk drive subsystem using the ATA communication standards to interface an ATA hard disk drive with the CPU system bus. Communication between the system adapter and the socket controller, which communicates with PCMCIA peripheral cards and IR peripherals, is accomplished using the windowed-interchip-communication protocol which may share hardware resources with other communication protocols. Communication between the system adapter and the hard disk drive and between the system adapter and the socket controller may be provided on the same chain of a standard 40 signal ribbon cable. Alternatively communication between an expansion board and a socket controller may be performed across a cable separate from the hard disk drives having a different signal line format. The system adapter may be included within a single interface expansion board which can be connected to the motherboard and CPU system bus or it can be directly connected or soldered to the motherboard and communicate with the socket controller and ATA hard disk drives using one or more busses.
REFERENCES:
patent: 4075693 (1978-02-01), Fox et al.
patent: 4081858 (1978-03-01), Koblasz et al.
patent: 4589066 (1986-05-01), Lam et al.
patent: 4683534 (1987-07-01), Tietjen et al.
patent: 4716525 (1987-12-01), Gilanyi et al.
patent: 4727475 (1988-02-01), Kiremidjian
patent: 4775931 (1988-10-01), Dickie et al.
patent: 4807282 (1989-02-01), Kazan et al.
patent: 4935894 (1990-06-01), Ternes et al.
patent: 4980822 (1990-12-01), Brantley, Jr. et al.
patent: 5038320 (1991-08-01), Heath et al.
patent: 5107462 (1992-04-01), Grundmann et al.
patent: 5123094 (1992-06-01), MacDougall
patent: 5175536 (1992-12-01), Aschliman et al.
patent: 5191653 (1993-03-01), Banks et al.
patent: 5218707 (1993-06-01), Little et al.
patent: 5245703 (1993-09-01), Hubert
patent: 5255376 (1993-10-01), Frank
patent: 5263172 (1993-11-01), Olnowich
patent: 5280587 (1994-01-01), Shimodaira et al.
patent: 5289580 (1994-02-01), Latif et al.
patent: 5371892 (1994-12-01), Petersen et al.
patent: 5376928 (1994-12-01), Testin
patent: 5379383 (1995-01-01), Work et al.
patent: 5379384 (1995-01-01), Solomon
patent: 5386517 (1995-01-01), Sheth et al.
patent: 5404318 (1995-04-01), Hoffert et al.
patent: 5408618 (1995-04-01), Aho et al.
patent: 5420987 (1995-05-01), Reid et al.
patent: 5454081 (1995-09-01), Thome
patent: 5615344 (1997-03-01), Conder
patent: 5630171 (1997-05-01), Chejlava et al.
patent: 5727184 (1998-03-01), Richter et al.
Rockwell International R65C00/21 Dual CMOS Microcomputer and R65C29 Dual CMOS Microprocessor Data Book, pp. 3-22 through 3-24.
Bezzant Daniel G.
Gopalaswamy Kasturiraman
Richter Bryan M.
Shetty Suhas Anand
Smith Stephen A.
Bell Robert P.
Cirrus Logic Inc.
Frejd Russell W.
Haverstock Thomas B.
Nguyen Frank D.
LandOfFree
Method and apparatus for interfacing between peripherals of mult does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for interfacing between peripherals of mult, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for interfacing between peripherals of mult will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1767974