Method and apparatus for interfacing a processor to a coprocesso

Details Method and apparatus for interfacing a processor to a coprocesso Method and apparatus for interfacing a processor to a coprocesso

1997-09-05

1999-07-13

Shah, Alpesh M.

395376, 395309, G06F 1576

Patent

active

059238933

ABSTRACT:
A processor (12) to coprocessor (14) interface supporting multiple coprocessors (14, 16) utilizes compiler generatable software type function call and return, instruction execute, and variable load and store interface instructions. Data is moved between the processor (12) and coprocessor (14) on a bi-directional shared bus (28) either implicitly through register snooping and broadcast, or explicitly through function call and return and variable load and store interface instructions. The load and store interface instructions allow selective memory address preincrementation. The bi-directional bus (28) is potentially driven both ways on each clock cycle. The interface separates interface instruction decode and execution. Pipelined operation is provided by indicating decoded instruction discard by negating a decode signal before an execute signal is asserted.

REFERENCES:
patent: 4270167 (1981-05-01), Koehler et al.
patent: 4509116 (1985-04-01), Lackey et al.
patent: 4547849 (1985-10-01), Louie et al.
patent: 4715013 (1987-12-01), MacGregor et al.
patent: 4729094 (1988-03-01), Zolnowsky et al.
patent: 4731736 (1988-03-01), Mothersole et al.
patent: 4949241 (1990-08-01), Iwasaki et al.
patent: 4979102 (1990-12-01), Tokuume
patent: 4991078 (1991-02-01), Wilhelm et al.
patent: 5001624 (1991-03-01), Hoffman et al.
patent: 5093908 (1992-03-01), Beacom et al.
patent: 5465376 (1995-11-01), Yoshida
patent: 5499363 (1996-03-01), Kaneko
patent: 5504912 (1996-04-01), Morinaga et al.
patent: 5560029 (1996-09-01), Papadopoulos et al.
patent: 5577250 (1996-11-01), Anderson et al.
patent: 5603047 (1997-02-01), Caulk, Jr.
patent: 5640588 (1997-06-01), Vegesna et al.
patent: 5675777 (1997-10-01), Glickman
patent: 5764939 (1998-06-01), Caulk, Jr.
Motorola Inc. 1990, "M68300 Family CPU32 Central Processor Unit Reference Manual", Section 7 Development Support, pp. 7-1 through 7-31.
Motorola Inc. 1995, "DSP56300 24-Bit Digital Signal Processor Family Manual", Section 10 On-Chip Emulator (OnCE.TM.), pp. 10-1 through 10-29.
Motorola Inc. 1995, "DSP56300 24-Bit Digital Signal Processor Family Manual", Section 11 JTAG (IEEE 1149.1) Test Access Port, pp. 11-1 through 11-9.

Affiliated with

Also associated with

Rating

Method and apparatus for interfacing a processor to a coprocesso does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for interfacing a processor to a coprocesso, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for interfacing a processor to a coprocesso will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2286151