Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
1997-09-05
2003-01-07
Follansbee, John A. (Department: 2783)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
active
06505290
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates in general to a data processing system having a processor and at least one coprocessor, and, more particularly, to a method and apparatus for interfacing the processor to the coprocessor.
BACKGROUND OF THE INVENTION
The ability to extend a baseline architecture processor functionality through dedicated and specialized hardware functional elements is an important aspect of scaleable and extensible architectures.
One of the preferred methods for extending a baseline architecture processor functionality is through the use of coprocessors. These are dedicated usually single purpose processors that operate at the direction of a processor. One of the traditional uses of coprocessors was as math coprocessors to selectively provide floating point capabilities to architectures that did not directly support such. Some example of such math coprocessors are the Intel 8087 and 80287. Some other potential uses or types of coprocessors include: multiply-accumulators, modulator/demodulators (modems), digital signal processors (DSP), vitturbi calculators, cryptographic processors, image processors, and vector processors.
There have been two different approaches to coprocessors. On the one hand, the floating point unit for the Digital Equipment Corporation (DEC) PDP-11 family of computers was very tightly coupled to its primary processor. One problem that arose is that this tightly coupling required the primary processor to know a substantial amount about the operation of the coprocessor. This complicates circuit design to such an extent that addition of a new coprocessor into an integrated system is a major engineering problem.
The alternative implementation has been to loosely couple the coprocessor to the primary processor. This did have the advantage of abstracting and isolating the operation of the coprocessor from the primary processor, and thus substantially lessening the effort required to integrate a new coprocessor with an existing processor. However, this invariably came at a price. Loss of performance is one problem of this approach. One problem with taking the type of performance hit resulting from this loose coupling is that the break-even point for invoking such a coprocessor is increased correspondingly. Thus, many otherwise attractive applications for coprocessors are not cost effective. Additionally, such an approach often requires use of a bus, with all of the corresponding additional circuitry and chip area.
It is thus important to have a coprocessor interface that is tightly coupled enough that usage of the interface is fast enough that invoking even fairly simple functions is advantageous, while abstracting the interface to such an extent that the processor architecture is isolated from as many of the details of any given coprocessor as possible. Part of this later includes making the interface programmer friendly in order to facilitate tailoring new coprocessor applications in software instead of in hardware.
REFERENCES:
patent: 4270167 (1981-05-01), Koehler et al.
patent: 4509116 (1985-04-01), Lackey et al.
patent: 4547849 (1985-10-01), Louis et al.
patent: 4715013 (1987-12-01), MacGregor et al.
patent: 4731736 (1988-03-01), Mothersole et al.
patent: 4991078 (1991-02-01), Wilhelm et al.
patent: 5001624 (1991-03-01), Hoffman et al.
patent: 5150474 (1992-09-01), Kaneko
patent: 5247650 (1993-09-01), Judd et al.
patent: 5345566 (1994-09-01), Tanji et al.
patent: 5577250 (1996-11-01), Anderson et al.
patent: 5603047 (1997-02-01), Caulk, Jr.
patent: 5706478 (1998-01-01), Dye
patent: 5708784 (1998-01-01), Yanai et al.
patent: 0 092 429 (1983-10-01), None
patent: 0 261 685 (1988-03-01), None
patent: 0 280 821 (1988-09-01), None
patent: 2 326 253 (1998-12-01), None
S.B. Furber: Coprocessor Data Transfer Instructions', VLSI RISC Architecture and Organization, pp. 261-265, XP-002061358ISBN 0-8247-8151-1.
Motorola Inc. 1990, “M68300 Family CPU32 Central Processor Unit Reference Manual”, Section 7 Development Support, pp. 7-1 through 7-31.
Motorola Inc. 1995, “DSP56300 24-Bit Digital Signal Processor Family Manual”, Section 10 On-Chip Emulator (OnCE™), pp. 10-1 through 10-29.
Motorola Inc. 1995, “DSP56300 24-Bit Digital Signal Processor Family Manual”, Section 11 JTAG (IEEE 1149.1) Test Access Port, pp. 11-1 through 11-9.
Arends John
Moyer William C.
Scott Jeffrey W.
Follansbee John A.
Gariazzo Joanna P.
Hill Susan C.
Motorola Inc.
LandOfFree
Method and apparatus for interfacing a processor to a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for interfacing a processor to a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for interfacing a processor to a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3041330