Excavating
Patent
1990-10-05
1993-07-20
Atkinson, Charles E.
Excavating
371 223, G01R 3128
Patent
active
052299996
ABSTRACT:
In a data processing system, a data processing unit contains data processing logic including shadowed functional registers for storing the data being processed. The units also include fault monitoring logic, including, for each shadowed functional register, a shadowing copy register connected in parallel from the corresponding shadowed register to receive and store a copy of the data resident in the shadowed register. Test logic is connected from the shadowed and shadowing registers for comparing the data resident in the shadowed and shadowing registers and providing indications of possible faults in the data processing logic. The shadowed and shadowing registers are connected in a serial scan chain through a serial scan data path. The integrity of the fault monitoring logic is tested by serially shifting, or scanning, known test patterns of bits through the serial scan chain comprised of the shadowed registers and shadowing registers. A first set of patterns are selected so that the test patterns themselves should not induce any errors to appear to the comparison logic so long as the the test logic is correct, so that any errors that are detected are due to a fault in the test logic. A second set of test patterns are selected to induce errors to appear as the patterns are shifted, bit by bit, through the scan chain. The first patterns thereby determine that there are not errors in the fault monitoring logic itself, and the second patterns that the fault monitoring logic is detecting errors correctly.
REFERENCES:
patent: 4669081 (1987-05-01), Mathews
patent: 4779271 (1988-10-01), Suzuki
patent: 4897837 (1990-01-01), Ishihara
patent: 4972414 (1990-11-01), Borkenhagen
patent: 4996688 (1991-02-01), Byers et al.
patent: 5001712 (1991-03-01), Splett et al.
patent: 5043990 (1991-08-01), Doi
patent: 5058112 (1991-10-01), Namitz
P. Goel, "Testable Decoder Design for Decoder-Controlled Multiplexing Networks", IBMTDB, vol. 20, No. 9, Feb. 1978, pp. 3463-3465.
"Error-Handling Testing VIA Error Injection", IBMTDB, vol. 29, Jul. 1986, pp. 542-543.
"Test Logic for Error Checkers", IBMTDA, vol. 31, No. 12, May 1989, pp. 387-389.
Bertone James
Carroll Elmer W.
Cushing David
Hutchings Edward
Atkinson Charles E.
Bull HN Information Systems Inc.
Clapp Gary D.
Solakian John S.
LandOfFree
Method and apparatus for integrity testing of fault monitoring l does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for integrity testing of fault monitoring l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for integrity testing of fault monitoring l will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1766484