Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2006-09-27
2011-11-15
Bullock, Jr., Lewis (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S277000, C708S491000, C708S492000
Reexamination Certificate
active
08060550
ABSTRACT:
Transforming an integer comprises receiving the integer, where the integer can be expressed as a modular factorization. The modular factorization comprises one or more factors, where each factor has an exponent. The integer is expressed as a product of residues. A discrete logarithm of the integer is established from a sum corresponding to the product of residues. A value for an exponent of a factor is determined from the discrete logarithm. The integer is represented as the modular factorization comprising the one or more factors, where each factor has a value for the exponent.
REFERENCES:
patent: 4366549 (1982-12-01), Katayama
patent: 5008849 (1991-04-01), Burgess et al.
patent: 5923888 (1999-07-01), Benschop
patent: 7171435 (2007-01-01), Allred
A. Fit-Florea, D.W. Matula, “A Digit-Serial Algorithm for the Discrete Logarithm Modulo 2k”, Proceedings of the IEEE 15th International Conference on Application-specific Systems, Architectures, and Processors, IEEE, 2004, pp. 236-246.
Yi Wan, Chin-Long Wey; “Efficient algorithms for binary logarithmic conversion and addition,” Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, vol. 5, pp. 233-236, May 1998.
Swartzlander, Earl E., et al., “The Sign/Logarithm Number System”, IEEE Transactions on Computers, vol. C-24, pp. 1238-1242, Dec. 1975.
Arnold, Mark G., et al., “Applying Features of IEEE 754 to Sign/Logarithm Arithmetic”, IEEE Transactions on Computers, vol. 41, No. 8, pp. 1040-1050, Aug. 1992.
Lewis, David M., “An Accurate LNS Arithmetic Unit Using Interleaved Memory Function Interpolator”, 1063-6889/93, pp. 2-9, 1993.
Fit-Florea, Alex., et al., “A Digit-Serial Algorithm for the Discrete Logarithm Modulo 2k”, Proceedings of the 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors, The Computer Society, 11 pages, 2004.
Fit-Florea, A., et al., “Addition-based exponentiation modulo 2k”, Electronics Letters, vol. 41, No. 2, pp. 56-57, Jan. 20, 2005.
Fit-Florea, A., et al., “Additive bit-serial algorithm for discrete logarithm modulo 2k”, Electronics Letters, vol. 41, No. 2, 2 pages, Jan. 20, 2005.
Matula, David W., et al., “Table Lookup Structures for Multiplicative Inverses Modulo 2k, ”, Proceedings of the 17th IEEE Symposium on Computer Arithmetic, 8 pages, 2005.
Fit-Florea Alexandru
Matula David W.
Baker & Botts L.L.P.
Bullock, Jr. Lewis
Sandifer Matthew
Southern Methodist University
LandOfFree
Method and apparatus for integer transformation using a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for integer transformation using a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for integer transformation using a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4277374