Excavating
Patent
1983-03-24
1985-08-27
Smith, Jerry
Excavating
371 5, 371 9, G06F 1116
Patent
active
045382654
ABSTRACT:
A method and apparatus for instruction parity error recovery in a programmable data processor wherein the instruction parity error is logged for future reference, the instruction causing the error is reloaded to memory and the program is restarted at the point of error. This method for "soft" recovery from an instruction parity error forces a No-Operation instruction onto the processor's instruction bus in place of the faulty instruction when a parity error is detected during instruction fetch, stores the address of the instruction having the parity error, and forces the next instruction to the processor from a parity error recovery routine. The parity error recovery routine logs the error, restores the instruction from local disk storage or from a remote host system in communication with the programmable data processor and forces the processor to resume fetching instructions at the address where the error occurred.
REFERENCES:
patent: 3345614 (1967-10-01), Neel
patent: 3613078 (1971-10-01), Manning et al.
patent: 3917933 (1975-11-01), Scheuneman et al.
patent: 3988714 (1976-10-01), Bardotti
patent: 4053751 (1977-10-01), Ault
patent: 4231089 (1980-10-01), Lewine et al.
patent: 4360917 (1982-11-01), Sindelar et al.
patent: 4443849 (1984-04-01), Ohwada
Day Michael N.
Miller Claude D.
Henderson, Jr. John W.
International Business Machines - Corporation
Lefeve Douglas H.
Smith Jerry
Ungerman Mark
LandOfFree
Method and apparatus for instruction parity error recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for instruction parity error recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for instruction parity error recovery will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2005608