Method and apparatus for incorporating cache line replacement an

Details Method and apparatus for incorporating cache line replacement an Method and apparatus for incorporating cache line replacement an

1991-08-30

1994-06-28

Dixon, Joseph L.

Boots, shoes, and leggings

395400, 364DIG1, 36424612, G06F 1202

Patent

active

053255046

ABSTRACT:
A method and apparatus for incorporating cache line replacement and cache write policy information into the tag directories in a cache system. In a 2 way set-associative cache, one bit in each way's tag RAM is reserved for LRU information, and the bits are manipulated such that the Exclusive-OR of each way's bits points to the actual LRU cache way. Since all of these bits must be read when the cache controller determines whether a hit or miss has occurred, the bits are available when a cache miss occurs and a cache line replacement is required. The method can be generalized to caches which include a number of ways greater than two by using a pseudo-LRU algorithm and utilizing group select bits in each of the ways to distinguish between least recently used groups. Cache write policy information is stored in the tag RAM's to designate various memory areas as write-back or write-through. In this manner, system memory situated on an I/O bus which does not recognize inhibit cycles can have its data cached.

REFERENCES:
patent: 4493026 (1985-01-01), Olnowich
patent: 4736293 (1988-04-01), Patrick
patent: 5043885 (1991-08-01), Robinson
patent: 5060136 (1991-10-01), Furney et al.
patent: 5091851 (1992-02-01), Shelton et al.
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5125085 (1992-06-01), Phillips
patent: 5140690 (1992-08-01), Hata et al.
patent: 5155824 (1992-10-01), Edenfield et al.
James Archibald and Jean-Loup Baier, "An Evaluation of Cache Coherence Solutions in Shared-Bus Multiprocessors," Oct. 18, 1985, pp. 1-32.
Paul Sweazey and Alan Jay Smith, "A Class of Compatible Cache Consistency Protocols and their Support by the IEEE Futurebus," 13th International Symposium on Computer Architecture 1986, pp. 414-423.
James R. Goodman, "Using Cache Memory to Reduce Processor-Memory Traffic," 1983, pp. 124-131.

Affiliated with

Also associated with

Rating

Method and apparatus for incorporating cache line replacement an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for incorporating cache line replacement an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for incorporating cache line replacement an will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2383350