Boots – shoes – and leggings
Patent
1996-04-29
1998-08-18
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364490, 364578, G06F 1750
Patent
active
057969850
ABSTRACT:
A data processing system which calculates timing delays in a circuit having a switching device (3). A computer processor (22) receives input describing a circuit and calculates the timing delays for each switching device (3) or stage. To perform each calculation the computer processor (22) models the circuit incorporating effective resistance R.sub.eff (24), Miller capacitance C.sub..mu. (7), and an associated Miller coefficient. The Miller coefficient is a defined by the behaviour of the model. The model is then reduced to a set of equations, the variables are determined, and the timing delay calculated. In one embodiment, successive stages are calculated to locate timing violations in circuit design. In alternate embodiments, models such as CRYSTAL (4) or the Sakurai model are enhanced by Miller capacitance considerations, however many other models may be used.
REFERENCES:
Green, "An Improved Miller Effect Model for High-Frequency Behavior", IEEE Trans of Ed., vol. E28 No. 3, pp. 125-130, Aug. 1985.
Trotten et al., "Macromodeling CMOS Circuits for Event Driven Simulation", ASIC Conf & ExC. IEEE, pp. 174-177, 1994.
Shih et al., "New Simulation Methods for MOS VLSI Timing & Reliability", 1991 Int'l Conf. on CAD, pp. 162-165.
Shih et al., "ILLIADS: A fast timing & reliability Simulator for Digital MOS Circuits", IEEE Trans on CAD, vol. 12 No. 9, pp. 1387-1402, Sep. 1993.
Shih et al., "A New MOS Circuits Primitive for Fast Timing Simulations", 1991 IEEE Int'l Symp. on Circuits & Systems, pp. 2391-2394.
Brambilla et al., "Algorithm to simulate periodically switched power circuits in the time domain", Electronics Letters, vol. 30 No. 17, pp. 1367-1368, Aug. 1994.
Brambilla et al., "A New Technique for Transient Analysis of Periodically Switched Circuits", 1995 IEEE Int'l Symp. on Circuits & Systems, pp. 2177-2180.
Shih et al., "Analytic Transient Solution of General MOS Circuits Primitives" IEEE Trans on CAD, vol. 11 No. 6, pp. 719-731, Jun. 1992.
Richman, Paul, "MOS Field-Effect Transistors and Integrated Circuits," Wiley-Interscience Publication, pp. 173-175 (1973).
Ousterhout, John K., "A Switch-Level Timing Verifier for Digital MOS VLSI," IEEE, vol. CAD-4 No. 3, Transactions on Computer-Aided Design, pp. 336-349 (1985).
Press, et al., "Numerical Recipes in C,The Art of Scientific Computing," Cambridge University Press, Chapter 9, pp. 255-263 (1989).
Ralston, et al., "A First Course in Numerical Analysis, " McGraw-Hill, Second Edition, Chapter 6, pp. 247-263 (1978).
Kong, et al., "Methods to Improve Digital MOS Macromodel Accuracy," IEEE, vol. 14, No. 7, Transactions on Computer-Aided Design of Integrated Circuits & Systems, pp. 868-881, (1995).
EPIC, "PathMill User Manual", Release 3.1, pp. 4-27-4-28, (1994).
Sakurai, et al., "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas," IEEE, vol. 25, No. 2, Journal of Solid-State Circuits, pp. 584-594 (1990).
O'Brien Peter R.
Wiley Richard Paul
Godsey Sandra L.
Motorola Inc.
Teska Kevin J.
Walker Tyrone V.
LandOfFree
Method and apparatus for incorporating a miller compensation for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for incorporating a miller compensation for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for incorporating a miller compensation for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1124794