Method and apparatus for improving wireability in chip modules

Stock material or miscellaneous articles – Structurally defined web or sheet – Discontinuous or differential coating – impregnation or bond

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

428901, 174256, 174258, 174266, 156902, B32B 900

Patent

active

058797874

ABSTRACT:
A method of making a laminated structure includes forming a first lamination having first and second conductive layers having inner and outer surfaces and being spaced apart by a dielectric layer, drilling through the first conductive layer and dielectric layer to form a blind via having a bottom coexistent with the inner surface of the second conductive layer, plating the blind via with a conductive material, and patterning the second conductive layer to form at least one contact pad over the blind via.

REFERENCES:
patent: 3953566 (1976-04-01), Gore
patent: 4482516 (1984-11-01), Bowman et al.
patent: 4642160 (1987-02-01), Burgess
patent: 4680220 (1987-07-01), Johnson
patent: 4705762 (1987-11-01), Ota et al.
patent: 4959119 (1990-09-01), Lantzer
patent: 4985296 (1991-01-01), Mortimer, Jr.
patent: 4997698 (1991-03-01), Oboodi et al.
patent: 5077115 (1991-12-01), Arthur et al.
patent: 5108553 (1992-04-01), Foster et al.
patent: 5224265 (1993-07-01), Dux et al.
patent: 5245751 (1993-09-01), Locke et al.
patent: 5300812 (1994-04-01), Lupinski et al.
patent: 5314788 (1994-05-01), Suzuki et al.
patent: 5320894 (1994-06-01), Hasegawa
patent: 5378313 (1995-01-01), Pace
patent: 5436062 (1995-07-01), Schmidt et al.
patent: 5463191 (1995-10-01), Bell et al.
patent: 5512360 (1996-04-01), King
Technical Paper "Low Cost Through-Hole Activation Method for PTFE Based Substitutes" By Stephen Kosto.
Lin et al., "Processability of Ultra-Thin, Laminates for High Performance Interconnect Applications" ICEMM Proceedings vol. 1986, 14-16 Apr. 1993, Denver CO., pp. 588-594.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for improving wireability in chip modules does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for improving wireability in chip modules, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for improving wireability in chip modules will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1318821

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.