Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Patent
1998-05-20
2000-05-30
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
327158, 327276, 327284, 377 54, H03L 706
Patent
active
060695064
ABSTRACT:
A method and apparatus for improving the performance and accuracy of a digital delay locked loop (DDLL) by using a unique correction latch and novel reset mechanism circuit for eliminating DDLL minimum and maximum delay states of inoperability. The accuracy of a DDLL is further improved by the use of a three-NAND gate logic delay element design. A DDLL according to the present invention provides symmetrical rising and falling edges of the signal at the output of each delay line element. A DDLL according to the present invention further ensures insensitivity to random values upon initialization. In addition, a DDLL according to the present invention has increased accuracy due to ensuring a comparison between the actual, not divided-down, input signal and an output signal during a phase detect operation.
REFERENCES:
patent: 4847870 (1989-07-01), Butcher
patent: 4868514 (1989-09-01), Azevedo et al.
patent: 5103192 (1992-04-01), Sekine et al.
patent: 5179303 (1993-01-01), Searles et al.
patent: 5223755 (1993-06-01), Richley
patent: 5287025 (1994-02-01), Nishimichi
patent: 5610543 (1997-03-01), Chang et al.
patent: 5614855 (1997-03-01), Lee et al.
patent: 5663665 (1997-09-01), Wang et al.
patent: 5910740 (1999-06-01), Underwood
The 68040 32-b Monolithic Processor, authored by Anderson, et al. (IEEE Journal of Solid-State Circuits, vol. 25, No. 5, Oct. 1990).
Multifrequency Zero-Jitter Delay-Locked Loop, authored by Efendovich, et al. (IEEE Journal of Solid-State Circuits, vol. 29, No. 1, Jan. 1994).
A 256-Mb SDRAM Using a Register-Controlled Digital DLL, authored by Hatakeyama, et al. (IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997).
Baker R. Jacob
Ma Manny
Miller, Jr. James E.
Schoenfeld Aaron
Callahan Timothy P.
Luu An T.
Micro)n Technology, Inc.
LandOfFree
Method and apparatus for improving the performance of digital de does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for improving the performance of digital de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for improving the performance of digital de will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1913024