Method and apparatus for improving the performance of...

Pulse or digital communications – Synchronizers

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C375S247000, C327S277000

Reexamination Certificate

active

10387330

ABSTRACT:
A delta-sigma modulator that provides improved SNR performance in applications such as low-power mobile wireless communications and high frequency radar applications is disclosed. Multiple comparators10, each comprising a sequence of three latches20, 22, 24, connect the modulator's input filter circuit12to the modulator's output interfaces14, providing quantization of the integrated, filtered signal provided by the filter circuit12. A clock signal having a cycle period Tcenables a first latch20connected to the signal input of each comparator10to provide a digital signal to the signal input of a second latch22. The second latch22supplies a digital signal to a third latch24in the sequence, in response to the signal received from the first latch20, by a lagged clock signal derived from the given clock signal Tcby providing a first lag time TLwhere Tc/2≧TL>0. A third latch in the sequence is enabled by a clock signal having a second lag time TS=Tc/2+TE, and the delay TE<<Tc/2. When TL=Tc/2 the inverted clock signal supplied to the second latch is delayed and supplied to the third latch. When TL=TEthe delayed clock signal supplied to the second latch is inverted and supplied to the third latch.

REFERENCES:
patent: 4999625 (1991-03-01), Thompson
patent: 5347278 (1994-09-01), Callahan et al.
patent: 5392039 (1995-02-01), Thurston
patent: 6448915 (2002-09-01), Logue
patent: 2002/0023999 (2002-02-01), Hsu et al.
Woodward, C.E., et al., “A Monolithic Voltage-Comparator Array for A/D Converters,”IEEE Journal of Solid-State Circuits, vol. SC-10, No. 6, pp. 392-399 (Dec. 1975).
Cherry, J.A., et al., “Clock Jitter and Quantizer Metastability in Continuous-Time Delta-Sigma Modulators,”IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, vol. 46, No. 6, pp. 661-676 (Jun. 1999).
Horstmann, J.U., et al., “Metastability Behavior of CMOS ASIC Flip-Flops in Theory and Test,”IEEE Journal of Solid-State Circuits, vol. 24, No. 1, pp. 146-157 (Feb. 1989).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for improving the performance of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for improving the performance of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for improving the performance of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3756237

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.