Static information storage and retrieval – Associative memories – Compare/search/match circuit
Reexamination Certificate
2008-12-19
2010-12-07
Nguyen, Viet Q (Department: 2827)
Static information storage and retrieval
Associative memories
Compare/search/match circuit
C365S049110, C365S154000, C365S168000, C365S189070, C365S189110
Reexamination Certificate
active
07848130
ABSTRACT:
A memory cell includes an access transistor, first and second pull-up transistors, first and second pull-down transistors, and a first search transistor. The access transistor is connected to a first word line and connected between a first bit line and a first data node. The first pull-up transistor is connected to a first power supply point and the first data node, and the second pull-up transistor is connected to the first power supply point and the second data node. The first pull-down transistor is connected to a second power supply point and the first data node, and the second pull-down transistor is connected to the second power supply point and the second data node. The first search transistor is connected to the second data node and includes a source terminal connected to a third power supply point comprising a voltage less than the voltage at the second power supply point.
REFERENCES:
patent: 6411538 (2002-06-01), Kengeri
patent: 6674660 (2004-01-01), Shau
patent: 6845025 (2005-01-01), Nataraj
patent: 6917558 (2005-07-01), Matsuoka et al.
patent: 7002822 (2006-02-01), Kang et al.
patent: 7042747 (2006-05-01), Castagnetti et al.
patent: 7061783 (2006-06-01), Shin et al.
patent: 7064971 (2006-06-01), Shau
patent: 7120040 (2006-10-01), Perry et al.
patent: 7126834 (2006-10-01), Meng et al.
patent: 7126837 (2006-10-01), Banachowicz et al.
patent: 7158403 (2007-01-01), Schmitt
patent: 7170769 (2007-01-01), Sachan et al.
patent: 7173837 (2007-02-01), Bettman et al.
patent: 7173838 (2007-02-01), Hanzawa et al.
patent: 7233512 (2007-06-01), Lysinger et al.
patent: 7277306 (2007-10-01), Noda et al.
patent: 2008/0308816 (2008-12-01), Miller et al.
Chou Richard K.
Thummalapally Damodar R.
Baker & Botts L.L.P.
Nguyen Viet Q
SuVolta, Inc.
LandOfFree
Method and apparatus for improving SRAM write operations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for improving SRAM write operations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for improving SRAM write operations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4152056