Static information storage and retrieval – Associative memories – Flip-flop
Reexamination Certificate
2011-06-28
2011-06-28
Nguyen, Viet Q (Department: 2827)
Static information storage and retrieval
Associative memories
Flip-flop
C365S154000, C365S189050
Reexamination Certificate
active
07969759
ABSTRACT:
A memory cell includes a first access transistor, first and second pull-up transistors, a depletion transistor, and first and second pull-down transistors. The first access transistor is connected to a word line and connected between a first bit line and a first data node. The first pull-up transistor is connected to a first power supply point and the second pull-up transistor is connected to the first power supply point and the second data node. The first pull-down transistor is connected to a second power supply point and to the first data node and the second pull-down transistor is connected to the depletion transistor and to the second data node. The depletion transistor is connected to the word line and to the second power supply point.
REFERENCES:
patent: 4956815 (1990-09-01), Houston
patent: 4995001 (1991-02-01), Dawson et al.
patent: 5966321 (1999-10-01), Kim
patent: 6091627 (2000-07-01), Luo et al.
patent: 6888202 (2005-05-01), Kang et al.
patent: 6903962 (2005-06-01), Nii
patent: 6985379 (2006-01-01), Nii
patent: 7088607 (2006-08-01), Matsuzawa et al.
patent: 7106620 (2006-09-01), Chang et al.
patent: 7177177 (2007-02-01), Chuang et al.
patent: 7286391 (2007-10-01), Nii
patent: 7400523 (2008-07-01), Houston
patent: 7495969 (2009-02-01), Joshi et al.
patent: 7525854 (2009-04-01), Huang
patent: 7609541 (2009-10-01), Burnett et al.
patent: 7613032 (2009-11-01), Yabe
patent: 7633784 (2009-12-01), Thummalapally
patent: 7660150 (2010-02-01), Mikan et al.
patent: 7684264 (2010-03-01), Hunter et al.
patent: 7742326 (2010-06-01), Houston
patent: 2008/0308816 (2008-12-01), Miller et al.
Chou Richard K.
Thummalapally Damodar R.
Baker & Botts L.L.P.
Nguyen Viet Q
SuVolta, Inc.
LandOfFree
Method and apparatus for improving SRAM write operations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for improving SRAM write operations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for improving SRAM write operations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2634394