Patent
1997-11-18
2000-03-14
Hafiz, Tariq R.
395705, G06F 945
Patent
active
060383984
ABSTRACT:
A compiler optimizing procedure improves a sequence of memory addressing actions of a program, wherein the program includes a plurality of do loops. The procedure includes the steps of: performing an interchange of do loops, within a set of nested loops, to move at least one loop of the set to a position of an outer loop, wherein the one loop manifests a condition which prevents application of a distribution action thereto; attempting a distribution of next outermost loops so as to isolate a code segment in the program from remaining interior loops in the set of nested loops; and if the distribution is performed, determining for each remaining interior loop if an interchange with another interior loop will improve an efficiency of execution of the program and if yes, performing the loop interchange.
REFERENCES:
patent: 4833606 (1989-05-01), Iwasawa et al.
patent: 5151991 (1992-09-01), Iwasawa et al.
patent: 5230053 (1993-07-01), Zaiki
patent: 5303377 (1994-04-01), Gupta et al.
patent: 5457799 (1995-10-01), Srivstava
patent: 5802375 (1998-09-01), Ngo et al.
patent: 5805863 (1998-09-01), Chang et al.
ACM Transactions on Programming Languages and Systems, vol. 18, No. 4, Jul. 1996, pp. 424-453, K. S. McKinley et al., "Improving Data Locality with Loop Transformations".
Bacon, D.; Graham, S.; Sharp, O.; "Compiler Transformations for High Performance Computing"; ACM Computing Surveys; vol. 26, No. 4, pp. 345-420 Dec. 1994.
Pyo, C.; Lee, K.; Han, H.; Lee, G.; "Reference Distance as a Metric for Data Locality"; High Performance Computing on the Information Superhighway, 1997; pp. 151-156 May 1997.
Wolf, M.; Maydan, D.; Chen, D.; "Combining Loop Transformations Considering Caches and Scheduling"; Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture; pp. 274-286 Dec. 1996.
Kelly, W.; Pugh, W.; "A Unifying Framework for Iteration Reordering Transformations"; IEEE First International Conference on Algorithms and Architectures for Parallel Processing; vol. 1, pp. 153-162 Apr. 1995.
Sass, R.; Mutka, M.; "Enabling Unimodular Transformations"; Proceedings of the Conference on Supercomputing '94; pp. 753-762 Nov. 1994.
Hsieh, B.; "Loop Distribution with Mulitple Exits"; Proceedings of the 1992 Conference on Supercomputing; pp. 204-213, 1992.
Sarkar, V.; Gao, G.; "Optimization of Array by Collective Loop Transformations"; Proceedings of the 1991 International Conference on Supercomputing; pp. 194-205, 1991.
Hafiz Tariq R.
Hewlett-Packard Co.
Sattizahn Brian
LandOfFree
Method and apparatus for improving performance of a program usin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for improving performance of a program usin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for improving performance of a program usin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-177891