Method and apparatus for improving capture and lock...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S147000

Reexamination Certificate

active

06255871

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates generally to phase lock loops. More particularly, the present invention relates to a method and apparatus for improving the capture and lock characteristics of bi-phase phase lock loops.
A phase lock loop (PLL) is a circuit which effectively locks the phases of an input signal and a reference signal. A conventional PLL can be described as a noninductive, tunable active filter with an adjustable bandwidth. When the phase difference between the reference signal and the input signal is constant, the phase loop is locked. If either the input or reference signal changes phase, a phase detector in the PLL will produce an error signal which is proportional to the magnitude and polarity of the phase change. This error signal effects a change in the phase of the reference signal, so that a lock is established once again. PLLs are used in a wide variety of applications, including FM radio demodulation (as the audio signal is simply the error signal), frequency shift keying (FSK) demodulation, frequency synthesis, data synchronization, signal conditioning, and motor speed controls, among other applications. In the field of generator excitation systems, thyristor bridges are used to control the excitation of the generator, and a phase lock loop can be employed to maintain gate control over the thyristor bridges.
Known PLLs do not provide adequate speed and reliability when the phase input to the PLL is reversed. Where there is a relatively large phase change, existing PLLs do not perform satisfactorily and made have a region of error or “false lock”.
The angle between two sinusoidal signals may be described by the arctan of one signal divided by the other. PLL's may use an error signal formed by this mathematics to improve locking characteristics but such methods are computationally complex ,require embellishment and are not sufficiently robust for certain applications.
It would be highly desirable to enhance the lock and capture characteristics and range in a phase lock loop, especially for bi-phase phase lock loops such as those used in connection with generator excitation systems. It would further be desirable to increase the linear range of operation of a PLL beyond the 90 degrees of conventional PLLs. It would further be desirable to achieve improved locking without exceeding the original bandwidth of the PLL.
BRIEF SUMMARY OF THE INVENTION
The present invention overcomes the above-noted problems of the prior art, and achieves additional advantages, by providing for a PLL and method which improves locking performance in a computationally simple yet robust manner. According to exemplary embodiments, the error in a phase lock loop is determined by generating a first displacement error signal ed, where ed=Vcos*Cos(phase)+Vsin*Sin(phase), and where Vcos and Vsin are sinusoidal voltage signals; generating a quadrature error signal eq. where eq=−Vcos*Sin(phase)+Vsin*Cos(phase); generating a second displacement error signal ec, where ec=ed, when the quadrature error signal eq is less than or equal to zero, where ec=ed+3*eq, when ed is greater than or equal to zero and eq is greater than zero, and where ec=ed −3*eq, when ed is less than zero and eq is greater than zero; and determining the PLL error using the second displacement error signal ec.
The signal cc replaces the conventional error signal ed to achieve improved PLL capture and lock characteristics in a robust yet computationally simple manner.


REFERENCES:
patent: 5410573 (1995-04-01), Taga et al.
patent: 5742207 (1998-04-01), Rambe et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for improving capture and lock... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for improving capture and lock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for improving capture and lock... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2525323

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.