Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Pcb – mcm design
Reexamination Certificate
2009-01-28
2011-12-20
Rossoshek, Helen (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Pcb, mcm design
C716S051000, C716S052000, C716S053000, C716S054000, C716S055000, C716S138000, C716S139000, C257S618000, C257S737000, C257S774000, C257S777000
Reexamination Certificate
active
08082537
ABSTRACT:
Examples of the invention relate to a method, apparatus, and computer readable medium for designing a mother integrated circuit (IC) configured for stacking with at least one daughter IC. A layout of the mother IC includes at least one interface tile having an electrical configuration for communicating with interface logic of the daughter IC. The method includes: obtaining design rules for through die vias (TDVs) to be formed in the mother IC for implementing connections between the at least one interface tile and a physical interface of the daughter IC; defining a layout of the TDVs in the mother IC according to the design rules; and defining at least one mask for programming interconnect on the mother IC to physically connect the TDVs between the at least one interface tile and the physical interface of the daughter IC without changing the electrical configuration of the at least one interface tile.
REFERENCES:
patent: 5157618 (1992-10-01), Ravindra et al.
patent: 5399898 (1995-03-01), Rostoker
patent: 5682062 (1997-10-01), Gaul
patent: 5917709 (1999-06-01), Johnson et al.
patent: 5995379 (1999-11-01), Kyougoku et al.
patent: 6150724 (2000-11-01), Wenzel et al.
patent: 6577013 (2003-06-01), Glenn et al.
patent: 6882045 (2005-04-01), Massingill et al.
patent: 6903443 (2005-06-01), Farnworth et al.
patent: 7068072 (2006-06-01), New et al.
patent: 7276799 (2007-10-01), Lee et al.
patent: 7323771 (2008-01-01), Fujita et al.
patent: 7367503 (2008-05-01), Harai et al.
patent: 7412668 (2008-08-01), Duong
patent: 7435910 (2008-10-01), Sakamoto et al.
patent: 7466028 (2008-12-01), Yu et al.
patent: 7518398 (2009-04-01), Rahman et al.
patent: 7538033 (2009-05-01), Trezza
patent: 7557367 (2009-07-01), Rogers et al.
patent: 7605458 (2009-10-01), Rahman et al.
patent: 7619441 (2009-11-01), Rahman et al.
patent: 7765686 (2010-08-01), Murakami et al.
patent: 7838997 (2010-11-01), Trezza
patent: 7904864 (2011-03-01), Huynh et al.
patent: 2002/0139577 (2002-10-01), Miller
patent: 2004/0061238 (2004-04-01), Sekine
patent: 2008/0150088 (2008-06-01), Reed et al.
patent: 2009/0020855 (2009-01-01), Pyeon
patent: 2009/0230552 (2009-09-01), Pendse
patent: 2009/0319968 (2009-12-01), Wang et al.
patent: 2009/0321947 (2009-12-01), Pratt
patent: 2010/0259296 (2010-10-01), Or-Bach
patent: 2010/0270597 (2010-10-01), Sproch et al.
patent: 2010/0289124 (2010-11-01), Nuzzo et al.
patent: 2011/0018573 (2011-01-01), Hamada et al.
patent: 2011/0036396 (2011-02-01), Jayaraman et al.
U.S. Appl. No. 11/973,062, filed Oct. 4, 2007, Rahman et al.
U.S. Appl. No. 12/361,827, filed Jan. 29, 2009, Rahman.
U.S. Appl. No. 12/392,065, filed Feb. 24, 2009, Rahman.
Bush Robert M.
Chan Gerald
Moser Raymond
Rossoshek Helen
Xilinx , Inc.
LandOfFree
Method and apparatus for implementing spatially programmable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for implementing spatially programmable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing spatially programmable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4311776