Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2006-09-05
2006-09-05
Rodriguez, Paul L. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C716S030000, C716S030000
Reexamination Certificate
active
07103523
ABSTRACT:
A method and apparatus are provided for implementing multiple configurations of multiple input/output (IO) subsystems in a single simulation model. At least one bus routing switch is included in the single simulation model. Each bus routing switch includes a plurality of ports respectively connected to a plurality of IO busses. Predefined ones of the plurality of IO busses are connected to respective multiple input/output (IO) subsystems in the single simulation model. The bus routing switch is selectively configurable for interconnecting predetermined ones of the plurality of ports. The bus routing switch includes a variable delay latch structure to simulate the effect of long wires. Each bus routing switch includes a plurality of multiplexers. Each of the plurality of multiplexers includes inputs connected to the plurality of ports, an output connected to a respective one of the plurality of ports and has a control input for configuring the bus routing switch.
REFERENCES:
patent: 5452239 (1995-09-01), Dai et al.
patent: 5848236 (1998-12-01), Dearth et al.
patent: 5996034 (1999-11-01), Carter
patent: 6023754 (2000-02-01), DuLac et al.
patent: 6118297 (2000-09-01), Schenck
patent: 6145117 (2000-11-01), Eng
patent: 6571204 (2003-05-01), Meyer
Handbook of Simulation, by Jerry Banks, John Wiley & Sons, Inc., Aug. 1998, ISBN 0-471-13403-1, pp. 31-33.
“An automatic finite state machine synthesis using temporal logic decomposition”, Bekki, K.; Nagai, T.; Hamada, N.; Shimizu, T.; Hiratsuka, N.; Shima, K.; Computer-Aided Design, 1991. ICCAD-91. Digest of Technical Papers., 1991 IEEE International Conferenc.
Latch-to-latch timing rules, Champemowne, A.F.; Bushard, L.B.; Rusterholz, J.T.; Schomburg, J.R.; Computers, IEEE Transactions on, vol. 39, Issue: 6, Jun. 1990 pp. 798-808.
An Engineering Approach to Digital Design, by William I. Fletcher, Prentice Hall, 1990. pp. 212-213, 312, and 411.
R. Ranjan, V. Singhal, F. Somenzi, R. Brayton “Using combinational Verification for Sequential Circuits” International Workshop on Logic Synthesis 1997, pp. 1-9.
R. Ranjan, V. Singhal, F. Somenzi, R. Brayton “Using combinational Verification for Sequential Circuits” IEEE, 1999, pp. 138-144.
Stan Y. Liao, “Towards a New Standard for System-Level Design” ACM 2000 1-58113-268-9/00/05, pp. 2-6.
Klaus John Hubert
Krolak Paul Matthew
Craig Dwin M.
International Business Machines - Corporation
Pennington Joan
Rodriguez Paul L.
LandOfFree
Method and apparatus for implementing multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for implementing multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3602919