Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Timing
Reexamination Certificate
2006-01-03
2006-01-03
Thomson, W. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Timing
C379S088070, C340S855500, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06983235
ABSTRACT:
In an illustrative embodiment, a desired signal processing transfer function is implemented using a generic pipelined data processor having variable latency followed by a variable latency multistage FIFO. The delay of the multistage FIFO is varied dynamically to keep the number of outstanding samples (and thus the overall latency) a constant. The present invention enables an abstract approach to the design of higher-level signal processing transfer functions while the design of the underlying low-level circuitry is driven solely by target implementation technology issues. Thus, the higher-level design of signal processing transfer functions is decoupled from the low-level (logic and physical) design. Furthermore, test bench modules and vectors for testing the transfer function can also be to be prepared independent of the specifics of the low-level circuitry associated with the target implementation technology. The transfer functions of the present invention may be readily mapped onto any of multiple target implementation technologies. The inventive approach also permits changes in an underlying arithmetic library to be made without requiring changes in the higher-level signal processing transfer function design.
REFERENCES:
patent: 5212782 (1993-05-01), Asato et al.
patent: 6005377 (1999-12-01), Chen et al.
patent: 6317819 (2001-11-01), Morton
Steve Haynal, Behrooz Parhami, “Arthmetric Structures for Inner-Product and Other Computations Based on a Latency-Free Bit-Serial Multiplier Design”, IEEE 1997, pp. 197-201.
David A. Dunn, Wei-Chung Hsu, “Instruction Scheduling for the HP-PA-8000”, IEEE 1996, pp. 298-307.
Craig Dwin
Harrity & Snyder LLP
Juniper Networks, Inc.
Thomson W.
LandOfFree
Method and apparatus for implementing constant latency... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for implementing constant latency..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing constant latency... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3587706