Boots – shoes – and leggings
Patent
1988-06-17
1990-11-20
Shaw, Dale M.
Boots, shoes, and leggings
G06F 752
Patent
active
049723626
ABSTRACT:
In a high-speed binary multiplier circuit, the multiplicand is segmented into a series of 8-bit slices and the multiplier is modified-Booth recoded into 3-bit groups. The corresponding partial product terms are reduced in a regular array of small carry-save adder cells. Iterative use of the CSA array provides the Wallace tree function in one-seventh the chip area or number of adders of a conventional implementation. The multiplier is pipelined internally, driven by a fast, two-phase internal clock that is transparent to the user. The internal clock stops and restarts upon loading new operand and instruction data to synchronize the internal clock to the system clock. Other aspects of the invention include high-speed absolute value subtract circuitry for exponent calculations and normalizing floating point results.
REFERENCES:
patent: 4546446 (1986-10-01), Machida
patent: 4571701 (1986-02-01), Lerouge
patent: 4589086 (1986-05-01), Beifuss et al.
patent: 4679165 (1987-07-01), Ramer
patent: 4718031 (1988-01-01), Nukiyama
patent: 4807175 (1989-02-01), Tokumaru et al.
patent: 4831577 (1989-05-01), Wei et al.
Santoro et al., "WAM 2.6: A Pipelined 64bx64b Iterative Array Multiplier", IEEE International Solid-State Circuits Conf., 2/17/88, pp. 36-37 and 290.
"B3110/B3120/B2110/B2120 Floating Point Chip Set"--Preliminary Data Sheet, Bipolar Integrated Technology, Inc., Sep. 1987.
Peterson, J. and Leibowitz, R. N., "Processor Chip Set Shrinks Latency, Boosts Throughput," Electronic Design, Feb. 5, 1987.
"Designing a Micro-Sequenced CPU with the B3110/B3120", Application Note AN-1, Bipolar Integrated Technology, Inc., Aug. 1987.
Baugh, C. R. and Wooley, B. A., "A Two's Complement Parallel Array Multiplication Algorithm," IEEE Transactions on Computers, vol. C-22, No. 12, Dec. 1973.
Elkind, B.; Lessert, J.; Peterson, J., and Taylor, G., "A Sub 10 nS Bipolar 64 Bit Integer/Floating Point Processor Implemented on Two Circuits," paper presented at Bipolar Circuits in Technology Meeting, Sep. 1987.
"High Performance VLSI Solutions for Digital Signal Processing and High-End Data Processing," Product Summary, Bipolar Integrated Technology, Inc., Aug. 1986.
Leibowitz, B. and Taylor, G., "EC1 Gains Ground in Battle Against CMOS," Computer Design, Apr. 1, 1987.
"VLSI Solutions for High Performance Systems," Product Handbook, Bipolar Integrated Technology, Inc., Jun. 1987.
"Surprise! EC1 Runs on Only Microwatts," Electronics, pp. 35-38, Apr. 7, 1986.
G. Wilson, "Creating Low-Power Bipolar ECL at VLSI Densities," VLSI Systems Design, pp. 84-86, May, 1986.
Downing, P., et al., "Denser Process Gets the Most Out of Bipolar VLSI," Electronics, pp. 131-133, Jun. 28, 1984.
"A Bipolar Process That's Repelling CMOS," Electronics, pp. 45-47, Dec. 23, 1985.
Kaji, Y., et al., "A 45 ns. 16.times.18 CMOS Multiplier," ISSCC Digest of Technical Papers, pp. 84-85, Feb. 1984.
"B3110/B3120 B2110/B2120 Floating Point Chip Set"--Preliminary Product Summary, Bipolar Integrated Technology, Inc., Dec. 1986.
Elkind Bob
Lessert Jay D.
Peterson James R.
Taylor Gregory F.
Bipolar Integrated Technology, Inc.
Shaw Dale M.
LandOfFree
Method and apparatus for implementing binary multiplication usin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for implementing binary multiplication usin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing binary multiplication usin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-458939