Method and apparatus for implementing a Viterbi decoder

Details Method and apparatus for implementing a Viterbi decoder Method and apparatus for implementing a Viterbi decoder

2007-02-06

2007-02-06

Bocure, Tesfaldet (Department: 2611)

Pulse or digital communications

Receivers

Particular pulse demodulator or detector

C714S795000

Reexamination Certificate

active

10212487

ABSTRACT:
The Viterbi decoder includes a branch metric processor that determines branch metrics for states of an encoder in a time period. The Viterbi decoder includes a survivor processor that selects survivor paths between states of the encoder in consecutive time periods. The Viterbi decoder includes a normalization unit that normalizes state metrics of the states of the encoder in the time period by subtracting a constant.

REFERENCES:
patent: 4755998 (1988-07-01), Gallager
patent: 5418795 (1995-05-01), Itakura et al.
patent: 5960011 (1999-09-01), Oh
patent: 6301314 (2001-10-01), Murayama
patent: 6697443 (2004-02-01), Kim et al.
patent: 6788750 (2004-09-01), Reuven et al.
patent: 6934343 (2005-08-01), Hocevar
patent: 2002/0010895 (2002-01-01), Mujtaba
patent: 2002/0021770 (2002-02-01), Beerel et al.
patent: 000409205 (1991-01-01), None

Affiliated with

Also associated with

Rating

Method and apparatus for implementing a Viterbi decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for implementing a Viterbi decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for implementing a Viterbi decoder will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3828029